Home
last modified time | relevance | path

Searched refs:__HEXAGON_C_WB_L2 (Results 1 – 3 of 3) sorted by relevance

/openbmc/linux/arch/hexagon/include/asm/
H A Dvm_mmu.h65 #define __HEXAGON_C_WB_L2 0x7 /* Write-back, with L2 */ macro
72 #define CACHE_DEFAULT __HEXAGON_C_WB_L2
/openbmc/linux/arch/hexagon/kernel/
H A Dhead.S52 | __HEXAGON_C_WB_L2 << 6 \
H A Dvm_init_segtable.S24 | __HEXAGON_C_WB_L2 << 6 \