Home
last modified time | relevance | path

Searched refs:VEXT_VERSION_1_00_0 (Results 1 – 3 of 3) sorted by relevance

/openbmc/qemu/target/riscv/
H A Dcpu.h114 #define VEXT_VERSION_1_00_0 0x00010000 macro
H A Dcpu.c1356 cpu->env.vext_ver = VEXT_VERSION_1_00_0; in riscv_cpu_init()
1878 cpu_option_add_user_setting(name, VEXT_VERSION_1_00_0); in prop_vext_spec_set()
1879 cpu->env.vext_ver = VEXT_VERSION_1_00_0; in prop_vext_spec_set()
/openbmc/qemu/target/riscv/tcg/
H A Dtcg-cpu.c1390 env->vext_ver = VEXT_VERSION_1_00_0; in riscv_init_max_cpu_extensions()