| /openbmc/qemu/tcg/ppc/ |
| H A D | tcg-target.c.inc | 1019 TCGReg tmp = dst == src ? TCG_REG_R0 : dst;
1051 TCGReg tmp = dst == src ? TCG_REG_R0 : dst;
1086 TCGReg t0 = dst == src ? TCG_REG_R0 : dst;
1087 TCGReg t1 = dst == src ? dst : TCG_REG_R0;
1448 tcg_out_movi(s, TCG_TYPE_I32, TCG_REG_R0, c);
1449 tcg_out32(s, AND | SAB(src, dst, TCG_REG_R0));
1471 tcg_out_movi(s, TCG_TYPE_I64, TCG_REG_R0, c);
1472 tcg_out32(s, AND | SAB(src, dst, TCG_REG_R0));
1505 tcg_out_movi(s, TCG_TYPE_PTR, TCG_REG_R0, (uintptr_t)target);
1506 tcg_out32(s, MTSPR | RS(TCG_REG_R0) | CTR);
[all …]
|
| H A D | tcg-target.h | 36 TCG_REG_R0, TCG_REG_R1, TCG_REG_R2, TCG_REG_R3, enumerator
|
| /openbmc/qemu/tcg/tci/ |
| H A D | tcg-target.h | 127 TCG_REG_R0 = 0, enumerator
|
| H A D | tcg-target.c.inc | 198 TCG_REG_R0,
208 return TCG_REG_R0 + slot;
943 MAKE_64BIT_MASK(TCG_REG_R0, 128 / TCG_TARGET_REG_BITS);
|
| /openbmc/qemu/tcg/arm/ |
| H A D | tcg-target.h | 37 TCG_REG_R0 = 0, enumerator
|
| H A D | tcg-target.c.inc | 57 TCG_REG_R0,
80 TCG_REG_R0, TCG_REG_R1, TCG_REG_R2, TCG_REG_R3
87 return TCG_REG_R0 + slot;
1453 tcg_out_ldrd_8(s, COND_AL, TCG_REG_R0, TCG_AREG0, fast_off);
1456 tcg_out_dat_reg(s, COND_AL, ARITH_AND, TCG_REG_R0, TCG_REG_R0, addrlo,
1467 TCG_REG_R1, TCG_REG_R0);
1470 TCG_REG_R1, TCG_REG_R0);
1474 TCG_REG_R1, TCG_REG_R1, TCG_REG_R0, 0);
1500 t_addr = TCG_REG_R0;
1748 tcg_out_movi(s, TCG_TYPE_PTR, TCG_REG_R0, arg);
[all …]
|
| /openbmc/qemu/tcg/s390x/ |
| H A D | tcg-target.h | 34 TCG_REG_R0, TCG_REG_R1, TCG_REG_R2, TCG_REG_R3, enumerator
|
| H A D | tcg-target.c.inc | 45 rather than TCG_REG_R0. */
352 TCG_REG_R0,
1270 tcg_out_insn(s, RRFa, NRK, TCG_REG_R0, r1, c2);
1272 tcg_out_insn(s, RRFa, NGRK, TCG_REG_R0, r1, c2);
1289 tgen_andi_risbg(s, TCG_REG_R0, r1, c2);
1517 tcg_out_insn(s, RRE, FLOGR, TCG_REG_R0, a1);
1520 tcg_out_mov(s, TCG_TYPE_I64, dest, TCG_REG_R0);
1529 tgen_movcond_int(s, TCG_TYPE_I64, dest, a2, a2const, TCG_REG_R0, 8, 2);
1902 tgen_andi_risbg(s, TCG_REG_R0, addr_reg, tlb_mask);
1904 tcg_out_insn(s, RX, LA, TCG_REG_R0, addr_reg, TCG_REG_NONE, a_off);
[all …]
|
| /openbmc/qemu/tcg/ |
| H A D | tci.c | 423 regs[TCG_REG_R0] = (uint32_t)stack[0]; in tcg_qemu_tb_exec()
425 regs[TCG_REG_R0] = *(uint32_t *)stack; in tcg_qemu_tb_exec()
433 memcpy(®s[TCG_REG_R0], stack, 8); in tcg_qemu_tb_exec()
436 memcpy(®s[TCG_REG_R0], stack, 16); in tcg_qemu_tb_exec()
|