Home
last modified time | relevance | path

Searched refs:SMSTATEEN0_HSENVCFG (Results 1 – 2 of 2) sorted by relevance

/openbmc/qemu/target/riscv/
H A Dcsr.c2425 ret = smstateen_acc_ok(env, 0, SMSTATEEN0_HSENVCFG); in read_senvcfg()
2440 ret = smstateen_acc_ok(env, 0, SMSTATEEN0_HSENVCFG); in write_senvcfg()
2465 ret = smstateen_acc_ok(env, 0, SMSTATEEN0_HSENVCFG); in read_henvcfg()
2486 ret = smstateen_acc_ok(env, 0, SMSTATEEN0_HSENVCFG); in write_henvcfg()
2515 ret = smstateen_acc_ok(env, 0, SMSTATEEN0_HSENVCFG); in read_henvcfgh()
2533 ret = smstateen_acc_ok(env, 0, SMSTATEEN0_HSENVCFG); in write_henvcfgh()
2564 uint64_t wr_mask = SMSTATEEN_STATEEN | SMSTATEEN0_HSENVCFG; in write_mstateen0()
2606 uint64_t wr_mask = SMSTATEEN_STATEEN | SMSTATEEN0_HSENVCFG; in write_mstateen0h()
2647 uint64_t wr_mask = SMSTATEEN_STATEEN | SMSTATEEN0_HSENVCFG; in write_hstateen0()
2690 uint64_t wr_mask = SMSTATEEN_STATEEN | SMSTATEEN0_HSENVCFG; in write_hstateen0h()
[all …]
H A Dcpu_bits.h328 #define SMSTATEEN0_HSENVCFG (1ULL << 62) macro