Home
last modified time | relevance | path

Searched refs:SIFIVE_U_DEV_MROM (Results 1 – 2 of 2) sorted by relevance

/openbmc/qemu/hw/riscv/
H A Dsifive_u.c70 [SIFIVE_U_DEV_MROM] = { 0x1000, 0xf000 },
646 memmap[SIFIVE_U_DEV_MROM].base, &address_space_memory); in sifive_u_machine_init()
649 memmap[SIFIVE_U_DEV_MROM].base, in sifive_u_machine_init()
650 memmap[SIFIVE_U_DEV_MROM].size, in sifive_u_machine_init()
808 memmap[SIFIVE_U_DEV_MROM].size, &error_fatal); in sifive_u_soc_realize()
809 memory_region_add_subregion(system_memory, memmap[SIFIVE_U_DEV_MROM].base, in sifive_u_soc_realize()
/openbmc/qemu/include/hw/riscv/
H A Dsifive_u.h80 SIFIVE_U_DEV_MROM, enumerator