Home
last modified time | relevance | path

Searched refs:Row (Results 1 – 22 of 22) sorted by relevance

/openbmc/linux/arch/arm/boot/dts/ti/omap/
H A Domap4-droid4-xt894.dts46 /* Row 1 */
58 /* Row 2 */
72 /* Row 3 */
85 /* Row 4 */
99 /* Row 5 */
/openbmc/bmcweb/redfish-core/include/generated/enums/
H A Dchassis.hpp19 Row, enumerator
92 {ChassisType::Row, "Row"},
/openbmc/libcper/sections/
H A Dcper-section-memory.c132 json_object_new_uint64(memory_error->Row)); in cper_section_platform_memory_to_ir()
269 json_object_new_uint64(memory_error->Row)); in cper_section_platform_memory2_to_ir()
405 section_cper->Row = (UINT16)json_object_get_uint64(obj); in ir_section_memory_to_cper()
519 section_cper->Row = (UINT32)json_object_get_uint64(obj); in ir_section_memory2_to_cper()
/openbmc/openbmc-test-automation/network/
H A Dnetwork_diagnostic_report.robot25 ${report}= Get MTR Row ${OPENBMC_HOST}
/openbmc/u-boot/board/rockchip/evb_rv1108/
H A DREADME28 Bus Width=16 Col=10 Bank=8 Row=15 CS=1 Die Bus-Width=16 Size=512MB
/openbmc/openbmc/poky/bitbake/lib/hashserv/
H A Dsqlite.py120 db.row_factory = sqlite3.Row
184 self.db.row_factory = sqlite3.Row
/openbmc/u-boot/board/qualcomm/dragonboard820c/
H A Dreadme.txt136 S - OEM Config Row 0 @ 0x00074188 = 0x0000000000000000
137 S - OEM Config Row 1 @ 0x00074190 = 0x0000000000000000
138 S - Feature Config Row 0 @ 0x000741a0 = 0x0050000010000100
139 S - Feature Config Row 1 @ 0x000741a8 = 0x00fff00001ffffff
/openbmc/u-boot/doc/device-tree-bindings/input/
H A Dcros-ec-keyb.txt28 * RR=Row CC=Column KKKK=Key Code
/openbmc/ipmitool/contrib/
H A Doem_ibm_sel_map175 "0xE1","0x02","0x00","0x00","Failed Row","Spare Row","R","R","R","R","R","R","R","0x00","Memory spa…
176 "0xE1","0x02","0x00","0x02","Failed Row","Spare Row","R","R","R","R","R","R","R","0x00","Memory spa…
177 "0xE1","0x02","0x00","0x01","Failed Row 1","Failed Row 2","Spare Row 1","Spare Row 2","R","R","R","…
178 "0xE1","0x02","0x00","0x03","Failed Row 1","Failed Row 2","Spare Row 1","Spare Row 2","R","R","R","…
/openbmc/linux/Documentation/devicetree/bindings/gpio/
H A Dgpio.txt198 "Row A", "Row B", "Row C", "Row D", "NMI button",
/openbmc/u-boot/board/ccv/xpress/
H A Dimximage.cfg86 * Row address: 13
/openbmc/openbmc/poky/bitbake/lib/prserv/
H A Ddb.py276 self.connection.row_factory=sqlite3.Row
/openbmc/libcper/include/libcper/
H A DCper.h936 UINT16 Row; member
1012 UINT32 Row; member
/openbmc/u-boot/board/freescale/mx6qarm2/
H A Dimximage_mx6dl.cfg134 * Row address: 14
/openbmc/openbmc/meta-openembedded/meta-oe/recipes-graphics/fbida/files/
H A Dsupport-jpeg-turbo.patch309 /* Row is within the mirrorable area. */
327 /* Row is within the mirrorable area. */
558 /* Row is within the vertically mirrorable area. */
577 /* Row is within the mirrorable area. */
/openbmc/webui-vue/docs/guide/components/table/
H A Dindex.md293 ## Row actions
/openbmc/qemu/qapi/
H A Dcxl.json125 # @row: Row address within the DRAM.
/openbmc/linux/Documentation/driver-api/mtd/
H A Dnand_ecc.rst76 Row parity actually works almost the same.
/openbmc/qemu/qga/
H A Dcommands-win32.c1580 typedef NETIOAPI_API (WINAPI *GetIfEntry2Func)(PMIB_IF_ROW2 Row);
/openbmc/linux/Documentation/admin-guide/
H A Dras.rst328 are laid out in a Chip-Select Row (``csrowX``) and Channel table (``chX``).
/openbmc/qemu/tests/functional/acpi-bits/bits-tests/
H A Dsmbios.py21170 0x0B: 'Row of chips',
/openbmc/openbmc/poky/bitbake/lib/toaster/toastergui/static/css/
H A Dbootstrap.css.map1 …ull width layouts.\n\n.container-fluid {\n .container-fixed();\n}\n\n\n// Row\n//\n// Rows contai…