| /openbmc/u-boot/include/dt-bindings/clock/ |
| H A D | rk3036-cru.h | 13 #define PLL_GPLL 3 macro
|
| H A D | rk3128-cru.h | 12 #define PLL_GPLL 3 macro
|
| H A D | rk3228-cru.h | 13 #define PLL_GPLL 4 macro
|
| H A D | rk3188-cru-common.h | 14 #define PLL_GPLL 4 macro
|
| H A D | rk3368-cru.h | 23 #define PLL_GPLL 5 macro
|
| H A D | rv1108-cru.h | 13 #define PLL_GPLL 2 macro
|
| H A D | rk3288-cru.h | 11 #define PLL_GPLL 4 macro
|
| H A D | rk3328-cru.h | 13 #define PLL_GPLL 4 macro
|
| H A D | rk3399-cru.h | 14 #define PLL_GPLL 5 macro
|
| /openbmc/linux/include/dt-bindings/clock/ |
| H A D | rk3036-cru.h | 13 #define PLL_GPLL 3 macro
|
| H A D | rk3188-cru-common.h | 14 #define PLL_GPLL 4 macro
|
| H A D | rk3128-cru.h | 14 #define PLL_GPLL 4 macro
|
| H A D | rk3228-cru.h | 14 #define PLL_GPLL 4 macro
|
| H A D | rv1108-cru.h | 13 #define PLL_GPLL 2 macro
|
| H A D | px30-cru.h | 182 #define PLL_GPLL 1 macro
|
| H A D | rk3368-cru.h | 14 #define PLL_GPLL 5 macro
|
| H A D | rk3328-cru.h | 14 #define PLL_GPLL 4 macro
|
| H A D | rk3288-cru.h | 14 #define PLL_GPLL 4 macro
|
| H A D | rockchip,rv1126-cru.h | 13 #define PLL_GPLL 1 macro
|
| H A D | rk3399-cru.h | 15 #define PLL_GPLL 5 macro
|
| H A D | rockchip,rk3588-cru.h | 21 #define PLL_GPLL 6 macro
|
| /openbmc/linux/arch/arm64/boot/dts/rockchip/ |
| H A D | rk3566-anbernic-rg353x.dtsi | 19 assigned-clocks = <&pmucru CLK_RTC_32K>, <&cru PLL_GPLL>,
|
| H A D | rk3566-anbernic-rg503.dts | 108 assigned-clocks = <&pmucru CLK_RTC_32K>, <&cru PLL_GPLL>,
|
| H A D | rk3399-pinephone-pro.dts | 602 assigned-clock-parents = <&cru PLL_GPLL>, <&cru DCLK_VOP0_DIV>;
614 assigned-clock-parents = <&cru PLL_GPLL>, <&cru DCLK_VOP1_DIV>;
|
| /openbmc/linux/drivers/clk/rockchip/ |
| H A D | clk-rk3188.c | 222 [gpll] = PLL(pll_rk3066, PLL_GPLL, "gpll", mux_pll_p, 0, RK2928_PLL_CON(12),
233 [gpll] = PLL(pll_rk3066, PLL_GPLL, "gpll", mux_pll_p, 0, RK2928_PLL_CON(12),
|