Home
last modified time | relevance | path

Searched refs:PIXIS_BASE_PHYS (Results 1 – 14 of 14) sorted by relevance

/openbmc/u-boot/board/freescale/common/p_corenet/
H A Dlaw.c21 #ifdef PIXIS_BASE_PHYS
22 SET_LAW(PIXIS_BASE_PHYS, LAW_SIZE_4K, LAW_TRGT_IF_LBC),
H A Dtlb.c37 SET_TLB_ENTRY(0, PIXIS_BASE, PIXIS_BASE_PHYS,
/openbmc/u-boot/include/configs/
H A DP1022DS.h270 #define PIXIS_BASE_PHYS 0xfffdf0000ull macro
272 #define PIXIS_BASE_PHYS PIXIS_BASE macro
275 #define CONFIG_SYS_BR2_PRELIM (BR_PHYS_ADDR(PIXIS_BASE_PHYS) | BR_PS_8 | BR_V)
H A DMPC8536DS.h194 #define PIXIS_BASE_PHYS 0xfffdf0000ull macro
196 #define PIXIS_BASE_PHYS PIXIS_BASE macro
199 #define CONFIG_SYS_BR3_PRELIM (BR_PHYS_ADDR(PIXIS_BASE_PHYS) | BR_PS_8 | BR_V)
H A DMPC8572DS.h181 #define PIXIS_BASE_PHYS 0xfffdf0000ull macro
183 #define PIXIS_BASE_PHYS PIXIS_BASE macro
186 #define CONFIG_SYS_BR3_PRELIM (BR_PHYS_ADDR(PIXIS_BASE_PHYS) | BR_PS_8 | BR_V)
H A Dcorenet_ds.h179 #define PIXIS_BASE_PHYS 0xfffdf0000ull macro
181 #define PIXIS_BASE_PHYS PIXIS_BASE macro
184 #define CONFIG_SYS_BR3_PRELIM (BR_PHYS_ADDR(PIXIS_BASE_PHYS) | BR_PS_8 | BR_V)
H A DMPC8641HPCN.h164 #define CONFIG_SYS_BR3_PRELIM (BR_PHYS_ADDR(PIXIS_BASE_PHYS) \
179 #define PIXIS_BASE_PHYS PAIRED_PHYS_TO_PHYS(PIXIS_BASE_PHYS_LOW, \ macro
202 #define CF_BASE_PHYS (PIXIS_BASE_PHYS + PIXIS_SIZE)
/openbmc/u-boot/board/freescale/p1022ds/
H A Dlaw.c14 SET_LAW(PIXIS_BASE_PHYS, LAW_SIZE_4K, LAW_TRGT_IF_LBC),
H A Dtlb.c69 SET_TLB_ENTRY(1, PIXIS_BASE, PIXIS_BASE_PHYS,
/openbmc/u-boot/board/freescale/mpc8572ds/
H A Dlaw.c15 SET_LAW(PIXIS_BASE_PHYS, LAW_SIZE_4K, LAW_TRGT_IF_LBC),
H A Dtlb.c70 SET_TLB_ENTRY(1, PIXIS_BASE, PIXIS_BASE_PHYS,
/openbmc/u-boot/board/freescale/mpc8536ds/
H A Dlaw.c15 SET_LAW(PIXIS_BASE_PHYS, LAW_SIZE_4K, LAW_TRGT_IF_LBC),
H A Dtlb.c27 SET_TLB_ENTRY(0, PIXIS_BASE, PIXIS_BASE_PHYS,
/openbmc/u-boot/board/freescale/mpc8641hpcn/
H A Dlaw.c39 SET_LAW(PIXIS_BASE_PHYS, LAW_SIZE_64K, LAW_TRGT_IF_LBC),