Home
last modified time | relevance | path

Searched refs:PIN (Results 1 – 25 of 44) sorted by relevance

12

/openbmc/u-boot/arch/arm/mach-tegra/tegra30/
H A Dpinmux.c10 #define PIN(pin, f0, f1, f2, f3) \ macro
25 PIN(ULPI_DATA0_PO1, SPI3, HSI, UARTA, ULPI),
26 PIN(ULPI_DATA1_PO2, SPI3, HSI, UARTA, ULPI),
27 PIN(ULPI_DATA2_PO3, SPI3, HSI, UARTA, ULPI),
28 PIN(ULPI_DATA3_PO4, SPI3, HSI, UARTA, ULPI),
29 PIN(ULPI_DATA4_PO5, SPI2, HSI, UARTA, ULPI),
30 PIN(ULPI_DATA5_PO6, SPI2, HSI, UARTA, ULPI),
31 PIN(ULPI_DATA6_PO7, SPI2, HSI, UARTA, ULPI),
32 PIN(ULPI_DATA7_PO0, SPI2, HSI, UARTA, ULPI),
33 PIN(ULPI_CLK_PY0, SPI1, RSVD2, UARTD, ULPI),
[all …]
/openbmc/u-boot/arch/arm/mach-tegra/tegra114/
H A Dpinmux.c10 #define PIN(pin, f0, f1, f2, f3) \ macro
25 PIN(ULPI_DATA0_PO1, SPI3, HSI, UARTA, ULPI),
26 PIN(ULPI_DATA1_PO2, SPI3, HSI, UARTA, ULPI),
27 PIN(ULPI_DATA2_PO3, SPI3, HSI, UARTA, ULPI),
28 PIN(ULPI_DATA3_PO4, SPI3, HSI, UARTA, ULPI),
29 PIN(ULPI_DATA4_PO5, SPI2, HSI, UARTA, ULPI),
30 PIN(ULPI_DATA5_PO6, SPI2, HSI, UARTA, ULPI),
31 PIN(ULPI_DATA6_PO7, SPI2, HSI, UARTA, ULPI),
32 PIN(ULPI_DATA7_PO0, SPI2, HSI, UARTA, ULPI),
33 PIN(ULPI_CLK_PY0, SPI1, SPI5, UARTD, ULPI),
[all …]
/openbmc/u-boot/arch/arm/mach-tegra/tegra124/
H A Dpinmux.c10 #define PIN(pin, f0, f1, f2, f3) \ macro
25 PIN(ULPI_DATA0_PO1, SPI3, HSI, UARTA, ULPI),
26 PIN(ULPI_DATA1_PO2, SPI3, HSI, UARTA, ULPI),
27 PIN(ULPI_DATA2_PO3, SPI3, HSI, UARTA, ULPI),
28 PIN(ULPI_DATA3_PO4, SPI3, HSI, UARTA, ULPI),
29 PIN(ULPI_DATA4_PO5, SPI2, HSI, UARTA, ULPI),
30 PIN(ULPI_DATA5_PO6, SPI2, HSI, UARTA, ULPI),
31 PIN(ULPI_DATA6_PO7, SPI2, HSI, UARTA, ULPI),
32 PIN(ULPI_DATA7_PO0, SPI2, HSI, UARTA, ULPI),
33 PIN(ULPI_CLK_PY0, SPI1, SPI5, UARTD, ULPI),
[all …]
/openbmc/u-boot/arch/arm/mach-tegra/tegra210/
H A Dpinmux.c10 #define PIN(pin, f0, f1, f2, f3) \ macro
25 PIN(SDMMC1_CLK_PM0, SDMMC1, RSVD1, RSVD2, RSVD3),
26 PIN(SDMMC1_CMD_PM1, SDMMC1, SPI3, RSVD2, RSVD3),
27 PIN(SDMMC1_DAT3_PM2, SDMMC1, SPI3, RSVD2, RSVD3),
28 PIN(SDMMC1_DAT2_PM3, SDMMC1, SPI3, RSVD2, RSVD3),
29 PIN(SDMMC1_DAT1_PM4, SDMMC1, SPI3, RSVD2, RSVD3),
30 PIN(SDMMC1_DAT0_PM5, SDMMC1, RSVD1, RSVD2, RSVD3),
33 PIN(SDMMC3_CLK_PP0, SDMMC3, RSVD1, RSVD2, RSVD3),
34 PIN(SDMMC3_CMD_PP1, SDMMC3, RSVD1, RSVD2, RSVD3),
35 PIN(SDMMC3_DAT0_PP5, SDMMC3, RSVD1, RSVD2, RSVD3),
[all …]
/openbmc/u-boot/drivers/pinctrl/meson/
H A Dpinctrl-meson-gxl.c19 PIN(BOOT_0, EE_OFF), PIN(BOOT_1, EE_OFF), PIN(BOOT_2, EE_OFF),
20 PIN(BOOT_3, EE_OFF), PIN(BOOT_4, EE_OFF), PIN(BOOT_5, EE_OFF),
21 PIN(BOOT_6, EE_OFF), PIN(BOOT_7, EE_OFF),
23 static const unsigned int emmc_clk_pins[] = { PIN(BOOT_8, EE_OFF) };
24 static const unsigned int emmc_cmd_pins[] = { PIN(BOOT_10, EE_OFF) };
25 static const unsigned int emmc_ds_pins[] = { PIN(BOOT_15, EE_OFF) };
27 static const unsigned int nor_d_pins[] = { PIN(BOOT_11, EE_OFF) };
28 static const unsigned int nor_q_pins[] = { PIN(BOOT_12, EE_OFF) };
29 static const unsigned int nor_c_pins[] = { PIN(BOOT_13, EE_OFF) };
30 static const unsigned int nor_cs_pins[] = { PIN(BOOT_15, EE_OFF) };
[all …]
H A Dpinctrl-meson-gxbb.c19 PIN(BOOT_0, EE_OFF), PIN(BOOT_1, EE_OFF), PIN(BOOT_2, EE_OFF),
20 PIN(BOOT_3, EE_OFF), PIN(BOOT_4, EE_OFF), PIN(BOOT_5, EE_OFF),
21 PIN(BOOT_6, EE_OFF), PIN(BOOT_7, EE_OFF),
23 static const unsigned int emmc_clk_pins[] = { PIN(BOOT_8, EE_OFF) };
24 static const unsigned int emmc_cmd_pins[] = { PIN(BOOT_10, EE_OFF) };
25 static const unsigned int emmc_ds_pins[] = { PIN(BOOT_15, EE_OFF) };
27 static const unsigned int sdcard_d0_pins[] = { PIN(CARD_1, EE_OFF) };
28 static const unsigned int sdcard_d1_pins[] = { PIN(CARD_0, EE_OFF) };
29 static const unsigned int sdcard_d2_pins[] = { PIN(CARD_5, EE_OFF) };
30 static const unsigned int sdcard_d3_pins[] = { PIN(CARD_4, EE_OFF) };
[all …]
H A Dpinctrl-meson-axg.c897 BANK("Z", PIN(GPIOZ_0, EE_OFF), PIN(GPIOZ_10, EE_OFF), 3, 0, 3, 0, 9, 0, 10, 0, 11, 0),
898 BANK("BOOT", PIN(BOOT_0, EE_OFF), PIN(BOOT_14, EE_OFF), 4, 0, 4, 0, 12, 0, 13, 0, 14, 0),
899 BANK("A", PIN(GPIOA_0, EE_OFF), PIN(GPIOA_20, EE_OFF), 0, 0, 0, 0, 0, 0, 1, 0, 2, 0),
900 BANK("X", PIN(GPIOX_0, EE_OFF), PIN(GPIOX_22, EE_OFF), 2, 0, 2, 0, 6, 0, 7, 0, 8, 0),
901 BANK("Y", PIN(GPIOY_0, EE_OFF), PIN(GPIOY_15, EE_OFF), 1, 0, 1, 0, 3, 0, 4, 0, 5, 0),
906 BANK("AO", PIN(GPIOAO_0, 0), PIN(GPIOAO_13, 0), 0, 16, 0, 0, 0, 0, 0, 16, 1, 0),
H A Dpinctrl-meson.h92 #define PIN(x, b) (b + x) macro
115 #define MESON_PIN(x, b) PINCTRL_PIN(PIN(x, b), #x)
H A Dpinctrl-meson-gx.h38 .pins = (const unsigned int[]){ PIN(gpio, b) }, \
H A Dpinctrl-meson-axg.h56 .pins = (const unsigned int[]){ PIN(gpio, b) }, \
/openbmc/u-boot/arch/arm/mach-tegra/tegra20/
H A Dpinmux.c270 #define PIN(pingrp, f0, f1, f2, f3) \ macro
279 PIN(NONE, RSVD1, RSVD2, RSVD3, RSVD4)
285 PIN(ATA, IDE, NAND, GMI, RSVD4),
286 PIN(ATB, IDE, NAND, GMI, SDIO4),
287 PIN(ATC, IDE, NAND, GMI, SDIO4),
288 PIN(ATD, IDE, NAND, GMI, SDIO4),
289 PIN(CDEV1, OSC, PLLA_OUT, PLLM_OUT1, AUDIO_SYNC),
290 PIN(CDEV2, OSC, AHB_CLK, APB_CLK, PLLP_OUT4),
291 PIN(CSUS, PLLC_OUT1, PLLP_OUT2, PLLP_OUT3, VI_SENSOR_CLK),
292 PIN(DAP1, DAP1, RSVD2, GMI, SDIO2),
[all …]
/openbmc/u-boot/drivers/video/
H A Dbus_vcxk.c23 #define VCXK_INIT_PIN(PORT, PIN, DDR, I0O1) \ argument
25 writel(PIN, &pio->PORT.per); \
26 writel(PIN, &pio->PORT.DDR); \
27 writel(PIN, &pio->PORT.mddr); \
29 writel(PIN, &pio->PORT.puer); \
32 #define VCXK_SET_PIN(PORT, PIN) writel(PIN, &pio->PORT.sodr); argument
33 #define VCXK_CLR_PIN(PORT, PIN) writel(PIN, &pio->PORT.codr); argument
44 #define VCXK_INIT_PIN(PORT, PIN, DDR, I0O1) \ argument
45 if (I0O1) DDR |= PIN; else DDR &= ~PIN;
47 #define VCXK_SET_PIN(PORT, PIN) PORT |= PIN; argument
[all …]
/openbmc/linux/drivers/pinctrl/cirrus/
H A Dpinctrl-lochnagar.c443 LN_FUNC(lochnagar##REV##_##ID##_pin.name, PIN, OP)
456 LN_FUNC(lochnagar2_##ID##_BCLK_pin.name, PIN, BOP), \
457 LN_FUNC(lochnagar2_##ID##_LRCLK_pin.name, PIN, LROP), \
458 LN_FUNC(lochnagar2_##ID##_RXDAT_pin.name, PIN, RXOP), \
459 LN_FUNC(lochnagar2_##ID##_TXDAT_pin.name, PIN, TXOP)
476 LN_FUNC("dsp-gpio1", PIN, 0x01),
477 LN_FUNC("dsp-gpio2", PIN, 0x02),
478 LN_FUNC("dsp-gpio3", PIN, 0x03),
479 LN_FUNC("codec-gpio1", PIN, 0x04),
480 LN_FUNC("codec-gpio2", PIN, 0x05),
[all …]
/openbmc/linux/arch/arm/boot/dts/ti/omap/
H A Dam335x-pocketbeagle.dts216 /* P2_03 (ZCZ ball T10) gpio0_23 0x824 PIN 9 */
225 /* P1_34 (ZCZ ball T11) gpio0_26 0x828 PIN 10 */
234 /* P2_19 (ZCZ ball U12) gpio0_27 0x82c PIN 11 */
243 /* P2_24 (ZCZ ball T12) gpio1_12 0x830 PIN 12 */
252 /* P2_33 (ZCZ ball R12) gpio1_13 0x834 PIN 13 */
261 /* P2_22 (ZCZ ball V13) gpio1_14 0x838 PIN 14 */
270 /* P2_18 (ZCZ ball U13) gpio1_15 0x83c PIN 15 */
279 /* P2_10 (ZCZ ball R14) gpio1_20 0x850 PIN 20 */
288 /* P2_06 (ZCZ ball U16) gpio1_25 0x864 PIN 25 */
297 /* P2_04 (ZCZ ball T16) gpio1_26 0x868 PIN 26 */
[all …]
/openbmc/linux/Documentation/devicetree/bindings/pinctrl/
H A Dfsl,imx27-pinctrl.txt10 setting. The format is fsl,pins = <PIN MUX_ID CONFIG>.
12 PIN is an integer between 0 and 0xbf. imx27 has 6 ports with 32 configurable
13 configurable pins each. PIN is PORT * 32 + PORT_PIN, PORT_PIN is the pin
90 For convenience there are macros defined in imx27-pinfunc.h which provide PIN
/openbmc/u-boot/doc/uImage.FIT/
H A Dsignature.txt434 Signature PIN ....: forced
436 Max. PIN lengths .: 32 32 32
437 PIN retry counter : 3 0 3
448 PIN = '123456' Admin PIN = '12345678'
487 …ed;manufacturer=ZeitControl;serial=000xxxxxxxxx;token=OpenPGP%20card%20%28User%20PIN%20%28sig%29%29
488 Label: OpenPGP card (User PIN (sig))
497 …315%20emulated;manufacturer=ZeitControl;serial=000xxxxxxxxx;token=OpenPGP%20card%20%28User%20PIN%29
498 Label: OpenPGP card (User PIN)
511 …d;manufacturer=ZeitControl;serial=000xxxxxxxxx;token=OpenPGP%20card%20%28User%20PIN%20%28sig%29%29"
512PIN (sig))' with URL 'pkcs11:model=PKCS%2315%20emulated;manufacturer=ZeitControl;serial=000xxxxxxx…
[all …]
/openbmc/openbmc/poky/meta/recipes-support/pinentry/
H A Dpinentry_1.3.1.bb1 SUMMARY = "Collection of simple PIN or passphrase entry dialogs"
3 Pinentry is a collection of simple PIN or passphrase entry dialogs which \
/openbmc/linux/Documentation/userspace-api/media/cec/
H A Dcec-ioc-dqevent.rst153 * .. _`CEC-EVENT-PIN-CEC-LOW`:
160 * .. _`CEC-EVENT-PIN-CEC-HIGH`:
167 * .. _`CEC-EVENT-PIN-HPD-LOW`:
176 * .. _`CEC-EVENT-PIN-HPD-HIGH`:
185 * .. _`CEC-EVENT-PIN-5V-LOW`:
194 * .. _`CEC-EVENT-PIN-5V-HIGH`:
/openbmc/openbmc/meta-openembedded/meta-oe/recipes-connectivity/gammu/gammu/
H A Dgammu-smsdrc34 # PIN for SIM card
35 PIN = 0000
/openbmc/linux/arch/arm64/boot/dts/renesas/
H A Dr9a07g043-smarc-pmod.dtso12 * |CN7 (PMOD1 PIN HEADER) |
/openbmc/linux/Documentation/arch/arm/samsung/
H A Dgpio.rst22 PIN configuration
/openbmc/linux/arch/arm64/boot/dts/hisilicon/
H A Dhikey970-pmic.dtsi35 ldo4: ldo4 { /* 40 PIN */
/openbmc/u-boot/doc/
H A DREADME.bus_vcxk41 defines the number of the I/O line PIN in the port
/openbmc/linux/arch/arm64/boot/dts/exynos/
H A Dexynos5433-pinctrl.dtsi14 #define PIN(_pin, _func, _pull, _drv) \ macro
23 PIN(_pin, INPUT, _pull, _drv)
26 PIN(_pin, OUTPUT, _pull, _drv)
29 PIN(_pin, 2, _pull, _drv)
/openbmc/linux/Documentation/process/
H A Dmaintainer-pgp-guide.rst451 You should set the user PIN (1), Admin PIN (3), and the Reset Code (4).
453 the Admin PIN and the Reset Code (which allows you to completely wipe
454 the smartcard). You so rarely need to use the Admin PIN, that you will
463 Despite having the name "PIN", neither the user PIN nor the admin
464 PIN on the card need to be numbers.
477 passphrase and the admin PIN of the card for most operations::
518 your PGP key passphrase, and then for the admin PIN. If the command
577 This should ask for your smartcard PIN on your first command, and then

12