Home
last modified time | relevance | path

Searched refs:PCI_BASE_ADDRESS_5 (Results 1 – 25 of 27) sorted by relevance

12

/openbmc/u-boot/arch/x86/cpu/broadwell/
H A Dsata.c80 dm_pci_read_config32(dev, PCI_BASE_ADDRESS_5, &reg32); in broadwell_sata_init()
/openbmc/linux/arch/xtensa/lib/
H A Dpci-auto.c312 pciauto_setup_bars(dev, PCI_BASE_ADDRESS_5); in pciauto_bus_scan()
/openbmc/u-boot/drivers/ata/
H A Dahci.c459 uc_priv->mmio_base = dm_pci_map_bar(dev, PCI_BASE_ADDRESS_5, in ahci_init_one()
470 uc_priv->mmio_base = pci_map_bar(dev, PCI_BASE_ADDRESS_5, in ahci_init_one()
1193 base = (ulong)dm_pci_map_bar(ahci_dev, PCI_BASE_ADDRESS_5, in ahci_probe_scsi_pci()
H A Dsata_sil3114.c659 pci_read_config_dword (devno, PCI_BASE_ADDRESS_5, &iobase[5]); in init_sata()
/openbmc/u-boot/drivers/misc/
H A Dswap_case.c98 case PCI_BASE_ADDRESS_5: { in sandbox_swap_case_read_config()
/openbmc/qemu/tests/qtest/
H A Dahci-test.c96 hba_base = (uint64_t)qpci_config_readl(ahci->dev, PCI_BASE_ADDRESS_5); in verify_state()
127 hba_old = (uint64_t)qpci_config_readl(from->dev, PCI_BASE_ADDRESS_5); in ahci_migrate()
318 datal = qpci_config_readl(ahci->dev, PCI_BASE_ADDRESS_5); in ahci_test_pci_spec()
321 qpci_config_writel(ahci->dev, PCI_BASE_ADDRESS_5, 0xFFFFFFFF); in ahci_test_pci_spec()
322 datal = qpci_config_readl(ahci->dev, PCI_BASE_ADDRESS_5); in ahci_test_pci_spec()
/openbmc/linux/drivers/vfio/pci/
H A Dvfio_pci_config.c35 ((offset >= PCI_BASE_ADDRESS_0 && offset < PCI_BASE_ADDRESS_5 + 4) || \
436 for (i = PCI_BASE_ADDRESS_0; i <= PCI_BASE_ADDRESS_5; i += 4, rbar++) in vfio_bar_restore()
552 for (; pos <= PCI_BASE_ADDRESS_5; i++, pos += 4) { in vfio_need_bar_restore()
688 p_setd(perm, PCI_BASE_ADDRESS_5, ALL_VIRT, ALL_WRITE); in init_pci_cap_basic_perm()
1779 vdev->rbar[5] = le32_to_cpu(*(__le32 *)&vconfig[PCI_BASE_ADDRESS_5]); in vfio_config_init()
/openbmc/linux/arch/x86/pci/
H A Dintel_mid_pci.c201 (where >= PCI_BASE_ADDRESS_0 && where <= PCI_BASE_ADDRESS_5)) { in pci_write()
/openbmc/linux/drivers/gpu/drm/i915/gvt/
H A Dcfg_space.c282 case PCI_BASE_ADDRESS_0 ... PCI_BASE_ADDRESS_5: in intel_vgpu_emulate_cfg_write()
/openbmc/linux/drivers/xen/xen-pciback/
H A Dconf_space_header.c378 CFG_FIELD_BAR(PCI_BASE_ADDRESS_5),
/openbmc/linux/arch/powerpc/kernel/
H A Dpci_of_scan.c150 if (PCI_BASE_ADDRESS_0 <= i && i <= PCI_BASE_ADDRESS_5) { in of_pci_parse_addrs()
/openbmc/linux/drivers/pci/hotplug/
H A Dibmphp_pci.c338 PCI_BASE_ADDRESS_5, in configure_device()
1062 PCI_BASE_ADDRESS_5, in scan_behind_bridge()
1191 PCI_BASE_ADDRESS_5, in unconfigure_boot_device()
/openbmc/qemu/hw/pci-host/
H A Dgt64120.c1223 pci_set_long(d->wmask + PCI_BASE_ADDRESS_5, 0xfffff001); /* ISD I/O */ in gt64120_pci_realize()
1242 pci_set_long(d->config + PCI_BASE_ADDRESS_5, 0x14000001); in gt64120_pci_reset_hold()
/openbmc/u-boot/drivers/pci/
H A Dpci.c202 for (bar = PCI_BASE_ADDRESS_0; bar <= PCI_BASE_ADDRESS_5; bar += 4) { in pci_hose_config_device()
H A Dpcie_layerscape.c388 writel(0, bar_base + PCI_BASE_ADDRESS_5); in ls_pcie_ep_setup_bar()
/openbmc/linux/drivers/pci/controller/
H A Dpci-ixp4xx.c605 ret = ixp4xx_crp_write_config(p, PCI_BASE_ADDRESS_5, 4, addr); in ixp4xx_pci_probe()
/openbmc/linux/include/uapi/linux/
H A Dpci_regs.h100 #define PCI_BASE_ADDRESS_5 0x24 /* 32 bits */ macro
/openbmc/qemu/include/standard-headers/linux/
H A Dpci_regs.h101 #define PCI_BASE_ADDRESS_5 0x24 /* 32 bits */ macro
/openbmc/u-boot/cmd/
H A Dpci.c191 { "base address 5", PCI_SIZE_32, PCI_BASE_ADDRESS_5 },
/openbmc/qemu/tests/qtest/libqos/
H A Dpci.c525 PCI_BASE_ADDRESS_3, PCI_BASE_ADDRESS_4, PCI_BASE_ADDRESS_5, in qpci_iomap()
/openbmc/linux/drivers/misc/cxl/
H A Dpci.c173 pci_read_config_dword(dev, PCI_BASE_ADDRESS_5, &val); in dump_cxl_config_space()
735 pci_write_config_dword(dev, PCI_BASE_ADDRESS_5, 0x00020000); in setup_cxl_bars()
/openbmc/linux/arch/sparc/kernel/
H A Dpci.c234 if (PCI_BASE_ADDRESS_0 <= i && i <= PCI_BASE_ADDRESS_5) { in pci_parse_of_addrs()
/openbmc/u-boot/include/
H A Dpci.h205 #define PCI_BASE_ADDRESS_5 0x24 /* 32 bits */ macro
/openbmc/linux/drivers/video/
H A Dsticore.c476 offs > PCI_BASE_ADDRESS_5)) { in sti_init_glob_cfg()
/openbmc/qemu/hw/xen/
H A Dxen_pt_config_init.c758 .offset = PCI_BASE_ADDRESS_5,

12