Home
last modified time | relevance | path

Searched refs:PAD_CTL_PKE (Results 1 – 25 of 56) sorted by relevance

123

/openbmc/u-boot/board/freescale/mx53ard/
H A Dmx53ard.c66 PAD_CTL_PKE | PAD_CTL_DSE_HIGH), in setup_iomux_nand()
68 PAD_CTL_PKE | PAD_CTL_DSE_HIGH), in setup_iomux_nand()
70 PAD_CTL_PKE | PAD_CTL_DSE_HIGH), in setup_iomux_nand()
72 PAD_CTL_PKE | PAD_CTL_DSE_HIGH), in setup_iomux_nand()
74 PAD_CTL_PKE | PAD_CTL_DSE_HIGH), in setup_iomux_nand()
76 PAD_CTL_PKE | PAD_CTL_DSE_HIGH), in setup_iomux_nand()
78 PAD_CTL_PKE | PAD_CTL_DSE_HIGH), in setup_iomux_nand()
80 PAD_CTL_PKE | PAD_CTL_DSE_HIGH), in setup_iomux_nand()
205 PAD_CTL_PKE | PAD_CTL_DSE_HIGH), in weim_smc911x_iomux()
207 PAD_CTL_PKE | PAD_CTL_DSE_HIGH), in weim_smc911x_iomux()
[all …]
/openbmc/u-boot/board/menlo/m53menlo/
H A Dm53menlo.c89 PAD_CTL_PKE | in board_ehci_hcd_init()
98 PAD_CTL_PKE | in board_ehci_hcd_init()
120 PAD_CTL_HYS | PAD_CTL_PKE), in setup_iomux_fec()
122 PAD_CTL_HYS | PAD_CTL_PKE), in setup_iomux_fec()
124 PAD_CTL_HYS | PAD_CTL_PKE), in setup_iomux_fec()
127 PAD_CTL_HYS | PAD_CTL_PKE), in setup_iomux_fec()
129 PAD_CTL_HYS | PAD_CTL_PKE), in setup_iomux_fec()
135 PAD_CTL_HYS | PAD_CTL_PKE), in setup_iomux_fec()
137 PAD_CTL_HYS | PAD_CTL_PKE), in setup_iomux_fec()
139 PAD_CTL_HYS | PAD_CTL_PKE), in setup_iomux_fec()
[all …]
/openbmc/u-boot/board/liebherr/display5/
H A Dcommon.h10 #define UART_PAD_CTRL (PAD_CTL_PKE | PAD_CTL_PUE | \
14 #define USDHC_PAD_CTRL (PAD_CTL_PKE | PAD_CTL_PUE | \
18 #define ENET_PAD_CTRL (PAD_CTL_PKE | PAD_CTL_PUE | \
26 #define I2C_PAD_CTRL (PAD_CTL_PKE | PAD_CTL_PUE | \
31 #define ENET_PAD_CTRL_CLK ((PAD_CTL_PUS_100K_UP & ~PAD_CTL_PKE) | \
/openbmc/u-boot/board/freescale/mx53smd/
H A Dmx53smd.c63 PAD_CTL_HYS | PAD_CTL_PKE), in setup_iomux_fec()
65 PAD_CTL_HYS | PAD_CTL_PKE), in setup_iomux_fec()
70 PAD_CTL_HYS | PAD_CTL_PKE), in setup_iomux_fec()
72 PAD_CTL_HYS | PAD_CTL_PKE), in setup_iomux_fec()
74 PAD_CTL_HYS | PAD_CTL_PKE), in setup_iomux_fec()
/openbmc/u-boot/board/gateworks/gw_ventana/
H A Dcommon.h18 #define UART_PAD_CTRL (PAD_CTL_PKE | PAD_CTL_PUE | \
22 #define USDHC_PAD_CTRL (PAD_CTL_PKE | PAD_CTL_PUE | \
26 #define ENET_PAD_CTRL (PAD_CTL_PKE | PAD_CTL_PUE | \
38 #define IRQ_PAD_CTRL (PAD_CTL_PKE | PAD_CTL_PUE | \
/openbmc/u-boot/arch/arm/include/asm/mach-imx/
H A Diomux-v3.h144 #define PAD_CTL_PUE (1 << 13 | PAD_CTL_PKE)
145 #define PAD_CTL_PKE (1 << 12) macro
205 #define PAD_CTL_PKE (1 << 3) macro
206 #define PAD_CTL_PUE (1 << 2 | PAD_CTL_PKE)
218 #define PAD_CTL_PKE (1 << 7) macro
219 #define PAD_CTL_PUE (1 << 6 | PAD_CTL_PKE)
/openbmc/u-boot/board/freescale/mx53evk/
H A Dmx53evk.c123 PAD_CTL_HYS | PAD_CTL_PKE), in setup_iomux_fec()
125 PAD_CTL_HYS | PAD_CTL_PKE), in setup_iomux_fec()
130 PAD_CTL_HYS | PAD_CTL_PKE), in setup_iomux_fec()
132 PAD_CTL_HYS | PAD_CTL_PKE), in setup_iomux_fec()
134 PAD_CTL_HYS | PAD_CTL_PKE), in setup_iomux_fec()
/openbmc/u-boot/board/kosagi/novena/
H A Dnovena_spl.c30 (PAD_CTL_PKE | PAD_CTL_PUE | \
35 (PAD_CTL_PKE | PAD_CTL_PUE | \
40 (PAD_CTL_PKE | PAD_CTL_PUE | \
45 (PAD_CTL_PKE | PAD_CTL_PUE | \
49 (PAD_CTL_PKE | PAD_CTL_PUE | \
58 (PAD_CTL_PKE | PAD_CTL_PUE | \
64 (PAD_CTL_PKE | PAD_CTL_PUE | \
/openbmc/u-boot/board/ge/mx53ppd/
H A Dmx53ppd.c108 PAD_CTL_HYS | PAD_CTL_PKE), in setup_iomux_fec()
110 PAD_CTL_HYS | PAD_CTL_PKE), in setup_iomux_fec()
115 PAD_CTL_HYS | PAD_CTL_PKE), in setup_iomux_fec()
117 PAD_CTL_HYS | PAD_CTL_PKE), in setup_iomux_fec()
119 PAD_CTL_HYS | PAD_CTL_PKE), in setup_iomux_fec()
/openbmc/u-boot/board/ccv/xpress/
H A Dxpress.c29 #define UART_PAD_CTRL (PAD_CTL_PKE | PAD_CTL_PUE | \
33 #define USDHC_PAD_CTRL (PAD_CTL_PKE | PAD_CTL_PUE | \
37 #define I2C_PAD_CTRL (PAD_CTL_PKE | PAD_CTL_PUE | \
51 #define ENET_RX_PAD_CTRL (PAD_CTL_PKE | PAD_CTL_PUE | \
54 #define OTGID_PAD_CTRL (PAD_CTL_PKE | PAD_CTL_PUE | \
/openbmc/u-boot/board/freescale/mx53loco/
H A Dmx53loco.c78 PAD_CTL_HYS | PAD_CTL_PKE), in setup_iomux_fec()
80 PAD_CTL_HYS | PAD_CTL_PKE), in setup_iomux_fec()
85 PAD_CTL_HYS | PAD_CTL_PKE), in setup_iomux_fec()
87 PAD_CTL_HYS | PAD_CTL_PKE), in setup_iomux_fec()
89 PAD_CTL_HYS | PAD_CTL_PKE), in setup_iomux_fec()
/openbmc/u-boot/board/samtec/vining_2000/
H A Dvining_2000.c36 PAD_CTL_PKE | PAD_CTL_SPEED_MED | PAD_CTL_DSE_40ohm | \
39 #define ENET_PAD_CTRL (PAD_CTL_PUS_100K_UP | PAD_CTL_PKE | \
45 #define ENET_RX_PAD_CTRL (PAD_CTL_PKE | \
50 PAD_CTL_PKE | PAD_CTL_ODE | PAD_CTL_SPEED_MED | \
57 PAD_CTL_PKE | PAD_CTL_SPEED_MED | PAD_CTL_DSE_80ohm | \
61 PAD_CTL_PKE)
/openbmc/u-boot/board/udoo/neo/
H A Dneo.c43 #define UART_PAD_CTRL (PAD_CTL_PKE | PAD_CTL_PUE | \
47 #define USDHC_PAD_CTRL (PAD_CTL_PKE | PAD_CTL_PUE | \
51 #define I2C_PAD_CTRL (PAD_CTL_PKE | PAD_CTL_PUE | \
63 #define ENET_RX_PAD_CTRL (PAD_CTL_PKE | PAD_CTL_PUE | \
66 #define WDOG_PAD_CTRL (PAD_CTL_PUE | PAD_CTL_PKE | PAD_CTL_SPEED_MED | \
69 #define BOARD_DETECT_PAD_CTRL (PAD_CTL_PKE | PAD_CTL_PUE | \
/openbmc/u-boot/board/freescale/mx6ul_14x14_evk/
H A Dmx6ul_14x14_evk.c33 #define UART_PAD_CTRL (PAD_CTL_PKE | PAD_CTL_PUE | \
37 #define USDHC_PAD_CTRL (PAD_CTL_PKE | PAD_CTL_PUE | \
41 #define USDHC_DAT3_CD_PAD_CTRL (PAD_CTL_PKE | PAD_CTL_PUE | \
45 #define I2C_PAD_CTRL (PAD_CTL_PKE | PAD_CTL_PUE | \
55 PAD_CTL_PKE | PAD_CTL_SPEED_MED | PAD_CTL_DSE_40ohm)
62 #define OTG_ID_PAD_CTRL (PAD_CTL_PKE | PAD_CTL_PUE | \
/openbmc/u-boot/board/freescale/mx6sxsabresd/
H A Dmx6sxsabresd.c31 #define UART_PAD_CTRL (PAD_CTL_PKE | PAD_CTL_PUE | \
35 #define USDHC_PAD_CTRL (PAD_CTL_PKE | PAD_CTL_PUE | \
46 #define ENET_RX_PAD_CTRL (PAD_CTL_PKE | PAD_CTL_PUE | \
50 PAD_CTL_PKE | PAD_CTL_SPEED_MED | PAD_CTL_DSE_40ohm)
52 #define WDOG_PAD_CTRL (PAD_CTL_PUE | PAD_CTL_PKE | PAD_CTL_SPEED_MED | \
/openbmc/u-boot/board/freescale/mx6sxsabreauto/
H A Dmx6sxsabreauto.c32 #define UART_PAD_CTRL (PAD_CTL_PKE | PAD_CTL_PUE | \
43 #define ENET_RX_PAD_CTRL (PAD_CTL_PKE | PAD_CTL_PUE | \
46 #define GPMI_PAD_CTRL0 (PAD_CTL_PKE | PAD_CTL_PUE | PAD_CTL_PUS_100K_UP)
/openbmc/u-boot/board/technexion/pico-imx6ul/
H A Dpico-imx6ul.c28 #define UART_PAD_CTRL (PAD_CTL_PKE | PAD_CTL_PUE | \
32 #define OTG_ID_PAD_CTRL (PAD_CTL_PKE | PAD_CTL_PUE | \
/openbmc/u-boot/board/grinn/liteboard/
H A Dboard.c30 #define UART_PAD_CTRL (PAD_CTL_PKE | PAD_CTL_PUE | \
34 #define USDHC_PAD_CTRL (PAD_CTL_PKE | PAD_CTL_PUE | \
/openbmc/u-boot/arch/arm/include/asm/arch-mx5/
H A Diomux-mx51.h29 #define MX51_ECSPI_PAD_CTRL (PAD_CTL_PKE | PAD_CTL_HYS | \
33 #define MX51_GPIO_PAD_CTRL (PAD_CTL_DSE_HIGH | PAD_CTL_PKE | PAD_CTL_SRE_FAST)
35 #define MX51_PAD_CTRL_2 (PAD_CTL_PKE | PAD_CTL_HYS)
36 #define MX51_PAD_CTRL_4 (PAD_CTL_PKE | PAD_CTL_DVS | PAD_CTL_HYS)
/openbmc/linux/Documentation/devicetree/bindings/pinctrl/
H A Dfsl,imx25-pinctrl.txt8 PAD_CTL_PKE (1 << 7)
/openbmc/u-boot/board/tqc/tqma6/
H A Dtqma6_wru4.c40 PAD_CTL_PKE | \
142 PAD_CTL_PKE | \
/openbmc/u-boot/board/freescale/mx6ullevk/
H A Dmx6ullevk.c23 #define UART_PAD_CTRL (PAD_CTL_PKE | PAD_CTL_PUE | \
/openbmc/u-boot/arch/arm/include/asm/arch-mx25/
H A Diomux-mx25.h142 MX25_PAD_NFRB__NFRB = IOMUX_PAD(0x27c, 0x084, 0x00, 0, 0, PAD_CTL_PKE),
169 MX25_PAD_D9__USBH2_PWR = IOMUX_PAD(0x298, 0x0a0, 0x06, 0, 0, PAD_CTL_PKE),
333 MX25_PAD_CSPI1_RDY__CSPI1_RDY = IOMUX_PAD(0x364, 0x16c, 0x00, 0, 0, PAD_CTL_PKE),
472 MX25_PAD_GPIO_A__USBOTG_PWR = IOMUX_PAD(0x3f0, 0x1f4, 0x02, 0, 0, PAD_CTL_PKE),
/openbmc/u-boot/board/logicpd/imx6/
H A Dimx6logic.c30 #define UART_PAD_CTRL (PAD_CTL_PKE | PAD_CTL_PUE | \
34 #define NAND_PAD_CTRL (PAD_CTL_PKE | PAD_CTL_PUE | \
/openbmc/u-boot/board/freescale/mx51evk/
H A Dmx51evk_video.c57 PAD_CTL_PKE | PAD_CTL_DSE_MAX | PAD_CTL_SRE_SLOW)); in setup_iomux_lcd()

123