Home
last modified time | relevance | path

Searched refs:MUX_M0 (Results 1 – 8 of 8) sorted by relevance

/openbmc/u-boot/arch/arm/cpu/armv8/hisilicon/
H A Dpinmux.c23 writel(MUX_M0, &pmx0->iomg[48]); /* UART0_RXD */ in hi6220_uart_config()
24 writel(MUX_M0, &pmx0->iomg[49]); /* UART0_TXD */ in hi6220_uart_config()
31 writel(MUX_M0, &pmx0->iomg[50]); /* UART1_CTS_N */ in hi6220_uart_config()
32 writel(MUX_M0, &pmx0->iomg[51]); /* UART1_RTS_N */ in hi6220_uart_config()
33 writel(MUX_M0, &pmx0->iomg[52]); /* UART1_RXD */ in hi6220_uart_config()
34 writel(MUX_M0, &pmx0->iomg[53]); /* UART1_TXD */ in hi6220_uart_config()
43 writel(MUX_M0, &pmx0->iomg[54]); /* UART2_CTS_N */ in hi6220_uart_config()
44 writel(MUX_M0, &pmx0->iomg[55]); /* UART2_RTS_N */ in hi6220_uart_config()
45 writel(MUX_M0, &pmx0->iomg[56]); /* UART2_RXD */ in hi6220_uart_config()
46 writel(MUX_M0, &pmx0->iomg[57]); /* UART2_TXD */ in hi6220_uart_config()
[all …]
/openbmc/linux/arch/arm64/boot/dts/hisilicon/
H A Dhikey-pinctrl.dtsi22 0x0 MUX_M0 /* BOOT_SEL (IOMG000) */
28 0x100 MUX_M0 /* EMMC_CLK (IOMG064) */
29 0x104 MUX_M0 /* EMMC_CMD (IOMG065) */
30 0x108 MUX_M0 /* EMMC_DATA0 (IOMG066) */
31 0x10c MUX_M0 /* EMMC_DATA1 (IOMG067) */
32 0x110 MUX_M0 /* EMMC_DATA2 (IOMG068) */
33 0x114 MUX_M0 /* EMMC_DATA3 (IOMG069) */
34 0x118 MUX_M0 /* EMMC_DATA4 (IOMG070) */
35 0x11c MUX_M0 /* EMMC_DATA5 (IOMG071) */
36 0x120 MUX_M0 /* EMMC_DATA6 (IOMG072) */
[all …]
H A Dhikey960-pinctrl.dtsi39 0x044 MUX_M0 /* CSI0_PWD_N */
45 0x04c MUX_M0 /* CSI1_PWD_N */
67 0x080 MUX_M0 /* GPIO_034 */
93 0x11c MUX_M0 /* GPIO_073 */
94 0x120 MUX_M0 /* GPIO_074 */
161 0x0c8 MUX_M0 /* CAM0_RST */
167 0x124 MUX_M0 /* CAM1_RST */
H A Dhikey970-pinctrl.dtsi81 0x714 MUX_M0 /* CAM0_RST */
87 0x048 MUX_M0 /* CAM1_RST */
93 0x098 MUX_M0 /* CAM0_PWD_N */
99 0x044 MUX_M0 /* CAM1_PWD_N */
132 0x064 MUX_M0 /* GPIO_203 */
138 0x080 MUX_M0 /* GPIO_221 */
H A Dhi6220.dtsi418 &range 80 8 MUX_M0 /* gpio 3: [0..7] */
419 &range 88 8 MUX_M0 /* gpio 4: [0..7] */
420 &range 96 8 MUX_M0 /* gpio 5: [0..7] */
421 &range 104 8 MUX_M0 /* gpio 6: [0..7] */
422 &range 112 8 MUX_M0 /* gpio 7: [0..7] */
423 &range 120 2 MUX_M0 /* gpio 8: [0..1] */
/openbmc/linux/include/dt-bindings/pinctrl/
H A Dhisi.h13 #define MUX_M0 0 macro
/openbmc/u-boot/include/dt-bindings/pinctrl/
H A Dhisi.h21 #define MUX_M0 0 macro
/openbmc/u-boot/arch/arm/include/asm/arch-hi6220/
H A Dpinmux.h14 #define MUX_M0 0 macro