Home
last modified time | relevance | path

Searched refs:MMTE_U_PM_INSN (Results 1 – 2 of 2) sorted by relevance

/openbmc/qemu/target/riscv/
H A Dcpu_bits.h825 #define MMTE_U_PM_INSN U_PM_INSN macro
832 #define MMTE_MASK (MMTE_U_PM_ENABLE | MMTE_U_PM_CURRENT | MMTE_U_PM_INSN | \
H A Dcsr.c4413 wpri_val &= ~(MMTE_M_PM_INSN | MMTE_S_PM_INSN | MMTE_U_PM_INSN); in write_mmte()