Home
last modified time | relevance | path

Searched refs:MMC_DDR_52 (Results 1 – 7 of 7) sorted by relevance

/openbmc/u-boot/include/
H A Dmmc.h65 #define MMC_MODE_DDR_52MHz MMC_CAP(MMC_DDR_52)
521 MMC_DDR_52, enumerator
537 if (mode == MMC_DDR_52) in mmc_is_mode_ddr()
/openbmc/u-boot/drivers/mmc/
H A Dmmc-uclass.c162 cfg->host_caps |= MMC_CAP(MMC_DDR_52); in mmc_of_parse()
164 cfg->host_caps |= MMC_CAP(MMC_DDR_52); in mmc_of_parse()
H A Dzynq_sdhci.c42 [MMC_DDR_52] = HIGH_SPEED_BUS_SPEED,
H A Dmmc.c148 [MMC_DDR_52] = "MMC DDR52 (52MHz)", in mmc_mode_name()
168 [MMC_DDR_52] = 52000000, in mmc_mode2freq()
779 case MMC_DDR_52: in mmc_set_card_speed()
1790 case MMC_DDR_52: in mmc_set_lowest_voltage()
1838 .mode = MMC_DDR_52,
H A Domap_hsmmc.c332 case MMC_DDR_52: in omap_hsmmc_io_recalibrate()
381 case MMC_DDR_52: in omap_hsmmc_set_timing()
1892 OMAP_HSMMC_SETUP_PINCTRL(MMC_CAP(MMC_DDR_52), ddr_1_8v, false);
2009 cfg->host_caps &= ~(MMC_CAP(MMC_HS_200) | MMC_CAP(MMC_DDR_52) |
H A Dmtk-sd.c733 if (timing == UHS_DDR50 || timing == MMC_DDR_52 || in msdc_set_mclk()
H A Dfsl_esdhc.c782 case MMC_DDR_52: in esdhc_set_timing()