Home
last modified time | relevance | path

Searched refs:IS_GEMINILAKE (Results 1 – 25 of 31) sorted by relevance

12

/openbmc/linux/drivers/gpu/drm/i915/display/
H A Dvlv_dsi.c304 if (IS_GEMINILAKE(dev_priv) || IS_BROXTON(dev_priv)) { in intel_dsi_compute_config()
501 if (IS_GEMINILAKE(dev_priv)) in intel_dsi_device_ready()
503 else if (IS_GEMINILAKE(dev_priv) || IS_BROXTON(dev_priv)) in intel_dsi_device_ready()
572 i915_reg_t port_ctrl = IS_GEMINILAKE(dev_priv) || IS_BROXTON(dev_priv) ? in vlv_dsi_clear_device_ready()
591 if ((IS_GEMINILAKE(dev_priv) || IS_BROXTON(dev_priv) || port == PORT_A) && in vlv_dsi_clear_device_ready()
616 if (IS_GEMINILAKE(dev_priv) || IS_BROXTON(dev_priv)) { in intel_dsi_port_enable()
629 i915_reg_t port_ctrl = IS_GEMINILAKE(dev_priv) || IS_BROXTON(dev_priv) ? in intel_dsi_port_enable()
666 i915_reg_t port_ctrl = IS_GEMINILAKE(dev_priv) || IS_BROXTON(dev_priv) ? in intel_dsi_port_disable()
741 if (IS_GEMINILAKE(dev_priv) || IS_BROXTON(dev_priv)) { in intel_dsi_pre_enable()
764 if (!IS_GEMINILAKE(dev_priv)) in intel_dsi_pre_enable()
[all …]
H A Dintel_display_power.c956 else if (IS_GEMINILAKE(dev_priv) || IS_BROXTON(dev_priv)) in get_allowed_dc_mask()
968 mask = IS_GEMINILAKE(dev_priv) || IS_BROXTON(dev_priv) || in get_allowed_dc_mask()
1922 } else if (IS_GEMINILAKE(i915) || IS_BROXTON(i915)) { in intel_power_domains_init_hw()
2110 else if (IS_GEMINILAKE(i915) || IS_BROXTON(i915)) in intel_power_domains_suspend()
2236 if (DISPLAY_VER(i915) >= 11 || IS_GEMINILAKE(i915) || in intel_display_power_suspend_late()
2250 if (DISPLAY_VER(i915) >= 11 || IS_GEMINILAKE(i915) || in intel_display_power_resume_early()
2268 } else if (IS_GEMINILAKE(i915) || IS_BROXTON(i915)) { in intel_display_power_suspend()
2289 } else if (IS_GEMINILAKE(i915) || IS_BROXTON(i915)) { in intel_display_power_resume()
H A Dintel_gmbus.c173 } else if (IS_GEMINILAKE(i915) || IS_BROXTON(i915)) { in get_gmbus_pin()
630 if (IS_GEMINILAKE(i915) || IS_BROXTON(i915)) in do_gmbus_xfer()
743 if (IS_GEMINILAKE(i915) || IS_BROXTON(i915)) in do_gmbus_xfer()
H A Dintel_display_irq.c1044 if (IS_GEMINILAKE(dev_priv) || IS_BROXTON(dev_priv)) { in gen8_de_irq_handler()
1060 if ((IS_GEMINILAKE(dev_priv) || IS_BROXTON(dev_priv)) && in gen8_de_irq_handler()
1657 if (IS_GEMINILAKE(dev_priv) || IS_BROXTON(dev_priv)) in gen8_de_irq_postinstall()
1676 if (IS_GEMINILAKE(dev_priv) || IS_BROXTON(dev_priv)) in gen8_de_irq_postinstall()
H A Dintel_cdclk.c1889 if ((IS_GEMINILAKE(dev_priv) || IS_BROXTON(dev_priv)) && in _bxt_set_cdclk()
2031 if ((IS_GEMINILAKE(dev_priv) || IS_BROXTON(dev_priv)) && in bxt_sanitize_cdclk()
2618 IS_GEMINILAKE(dev_priv)) in intel_crtc_compute_min_cdclk()
2716 if (IS_GEMINILAKE(dev_priv) && cdclk_state->active_pipes && in intel_compute_min_cdclk()
3200 } else if (IS_GEMINILAKE(dev_priv)) { in intel_update_max_cdclk()
3624 } else if (IS_GEMINILAKE(dev_priv) || IS_BROXTON(dev_priv)) { in intel_init_cdclk_hooks()
3626 if (IS_GEMINILAKE(dev_priv)) in intel_init_cdclk_hooks()
H A Dintel_pps.c351 if (IS_GEMINILAKE(i915) || IS_BROXTON(i915)) in intel_num_pps()
489 else if (IS_GEMINILAKE(dev_priv) || IS_BROXTON(dev_priv)) in intel_pps_get_registers()
500 if (IS_GEMINILAKE(dev_priv) || IS_BROXTON(dev_priv) || in intel_pps_get_registers()
1666 if (HAS_PCH_SPLIT(i915) || IS_GEMINILAKE(i915) || IS_BROXTON(i915)) in intel_pps_setup()
H A Dintel_display_power_well.c701 else if (IS_GEMINILAKE(dev_priv) || IS_BROXTON(dev_priv)) in gen9_dc_mask()
936 if (IS_GEMINILAKE(dev_priv)) { in bxt_verify_ddi_phy_power_wells()
987 if (IS_GEMINILAKE(dev_priv) || IS_BROXTON(dev_priv)) in gen9_disable_dc_states()
H A Dintel_dmc.c1064 } else if (IS_GEMINILAKE(i915)) { in intel_dmc_init()
1243 if (!IS_GEMINILAKE(i915) && !IS_BROXTON(i915)) in intel_dmc_debugfs_status_show()
H A Dintel_ddi.c860 if (*pipe_mask && (IS_GEMINILAKE(dev_priv) || IS_BROXTON(dev_priv))) { in intel_ddi_get_encoder_pipes()
3418 else if (IS_GEMINILAKE(dev_priv) || IS_BROXTON(dev_priv)) in mtl_ddi_prepare_link_retrain()
3819 if (IS_GEMINILAKE(dev_priv) || IS_BROXTON(dev_priv)) in intel_ddi_get_config()
4106 if (IS_GEMINILAKE(dev_priv) || IS_BROXTON(dev_priv)) in m_n_equal()
4538 if (IS_GEMINILAKE(dev_priv) || IS_BROXTON(dev_priv)) in intel_ddi_max_lanes()
4937 } else if (IS_GEMINILAKE(dev_priv) || IS_BROXTON(dev_priv)) { in intel_ddi_init()
4966 } else if (IS_GEMINILAKE(dev_priv) || IS_BROXTON(dev_priv)) { in intel_ddi_init()
5042 } else if (IS_GEMINILAKE(dev_priv) || IS_BROXTON(dev_priv)) { in intel_ddi_init()
H A Dintel_audio.c984 if (IS_GEMINILAKE(i915)) in i915_audio_component_get_power()
1002 if (IS_GEMINILAKE(i915)) in i915_audio_component_put_power()
H A Dintel_hotplug_irq.c151 else if (IS_GEMINILAKE(dev_priv) || IS_BROXTON(dev_priv)) in intel_hpd_init_pins()
1435 else if (IS_GEMINILAKE(i915) || IS_BROXTON(i915)) in intel_hotplug_irq_init()
H A Dvlv_dsi_pll.c285 if (IS_GEMINILAKE(dev_priv)) { in bxt_dsi_pll_is_enabled()
H A Dintel_hdmi.c1844 if (IS_GEMINILAKE(dev_priv) && clock > 446666 && clock < 480000) in hdmi_port_clock_valid()
1848 if ((IS_GEMINILAKE(dev_priv) || IS_BROXTON(dev_priv)) && in hdmi_port_clock_valid()
2908 else if (IS_GEMINILAKE(dev_priv) || IS_BROXTON(dev_priv)) in intel_hdmi_default_ddc_pin()
H A Dintel_dpll_mgr.c1930 if (IS_GEMINILAKE(dev_priv)) { in bxt_ddi_pll_enable()
2001 if (IS_GEMINILAKE(dev_priv)) { in bxt_ddi_pll_enable()
2026 if (IS_GEMINILAKE(dev_priv)) { in bxt_ddi_pll_disable()
4162 else if (IS_GEMINILAKE(dev_priv) || IS_BROXTON(dev_priv)) in intel_shared_dpll_init()
H A Dintel_dpio_phy.c222 if (IS_GEMINILAKE(dev_priv)) { in bxt_get_phy_list()
H A Dintel_dp_link_training.c234 (DISPLAY_VER(i915) >= 10 && !IS_GEMINILAKE(i915))) { in intel_dp_init_lttpr_and_dprx_caps()
H A Dintel_ddi_buf_trans.c1741 } else if (IS_GEMINILAKE(i915) || IS_BROXTON(i915)) { in intel_ddi_buf_trans_init()
H A Dintel_dp_mst.c386 if (IS_GEMINILAKE(dev_priv) || IS_BROXTON(dev_priv)) in intel_dp_mst_compute_config()
H A Dintel_display_power_map.c1671 else if (IS_GEMINILAKE(i915)) in intel_display_power_map_init()
H A Dintel_fbc.c872 if ((DISPLAY_VER(i915) == 9 || IS_GEMINILAKE(i915)) && in stride_is_valid()
/openbmc/linux/drivers/gpu/drm/i915/
H A Dintel_step.c228 } else if (IS_GEMINILAKE(i915)) { in intel_step_init()
H A Dintel_clock_gating.c860 else if (IS_GEMINILAKE(i915)) in intel_clock_gating_hooks_init()
H A Di915_drv.h560 #define IS_GEMINILAKE(i915) IS_PLATFORM(i915, INTEL_GEMINILAKE) macro
H A Di915_driver.c182 pre |= IS_GEMINILAKE(dev_priv) && INTEL_REVID(dev_priv) < 0x3; in intel_detect_preproduction_hw()
/openbmc/linux/drivers/gpu/drm/i915/gt/
H A Dintel_workarounds.c933 else if (IS_GEMINILAKE(i915)) in __intel_engine_init_ctx_wa()
1748 else if (IS_GEMINILAKE(i915)) in gt_init_workarounds()
2221 else if (IS_GEMINILAKE(i915)) in intel_engine_init_whitelist()

12