Home
last modified time | relevance | path

Searched refs:IS_BROADWELL (Results 1 – 25 of 42) sorted by relevance

12

/openbmc/linux/drivers/gpu/drm/i915/soc/
H A Dintel_pch.c33 !IS_HASWELL(dev_priv) && !IS_BROADWELL(dev_priv)); in intel_pch_type()
40 !IS_HASWELL(dev_priv) && !IS_BROADWELL(dev_priv)); in intel_pch_type()
47 !IS_HASWELL(dev_priv) && !IS_BROADWELL(dev_priv)); in intel_pch_type()
55 !IS_HASWELL(dev_priv) && !IS_BROADWELL(dev_priv)); in intel_pch_type()
193 else if (IS_HASWELL(dev_priv) || IS_BROADWELL(dev_priv)) in intel_virt_detect_pch()
H A Dintel_dram.c704 if (!(IS_HASWELL(i915) || IS_BROADWELL(i915) || GRAPHICS_VER(i915) >= 9)) in intel_dram_edram_detect()
/openbmc/linux/drivers/gpu/drm/i915/display/
H A Dhsw_ips.c35 if (IS_BROADWELL(i915)) { in hsw_ips_enable()
69 if (IS_BROADWELL(i915)) { in hsw_ips_disable()
208 if (IS_BROADWELL(i915) && in hsw_crtc_state_ips_capable()
240 if (IS_BROADWELL(i915)) { in hsw_ips_compute_config()
H A Di9xx_plane.c115 if (IS_BROADWELL(dev_priv) || IS_HASWELL(dev_priv)) in i9xx_plane_has_fbc()
291 if (!IS_HASWELL(dev_priv) && !IS_BROADWELL(dev_priv)) { in i9xx_check_plane_surface()
304 if (IS_HASWELL(dev_priv) || IS_BROADWELL(dev_priv)) { in i9xx_check_plane_surface()
477 if (IS_HASWELL(dev_priv) || IS_BROADWELL(dev_priv)) { in i9xx_plane_update_arm()
841 else if (IS_BROADWELL(dev_priv) || IS_HASWELL(dev_priv)) in intel_primary_plane_create()
854 if (IS_BROADWELL(dev_priv) || IS_HASWELL(dev_priv)) in intel_primary_plane_create()
874 } else if (IS_BROADWELL(dev_priv)) { in intel_primary_plane_create()
1024 if (IS_HASWELL(dev_priv) || IS_BROADWELL(dev_priv)) { in i9xx_get_initial_plane_config()
H A Dintel_display_device.h43 #define HAS_DOUBLE_BUFFERED_M_N(i915) (DISPLAY_VER(i915) >= 9 || IS_BROADWELL(i915))
58 #define HAS_IPS(i915) (IS_HASWELL_ULT(i915) || IS_BROADWELL(i915))
H A Dintel_pch_refclk.c407 if (IS_BROADWELL(dev_priv) && in spll_uses_pch_ssc()
426 if ((IS_BROADWELL(dev_priv) || IS_HASWELL_ULT(dev_priv)) && in wrpll_uses_pch_ssc()
H A Dintel_dp_aux.c158 if (IS_BROADWELL(dev_priv)) in g4x_get_aux_send_ctl()
751 else if (IS_BROADWELL(dev_priv) || IS_HASWELL(dev_priv)) in intel_dp_aux_init()
H A Dintel_display_power.c1937 } else if (IS_BROADWELL(i915) || IS_HASWELL(i915)) { in intel_power_domains_init_hw()
2239 } else if (IS_HASWELL(i915) || IS_BROADWELL(i915)) { in intel_display_power_suspend_late()
2254 } else if (IS_HASWELL(i915) || IS_BROADWELL(i915)) { in intel_display_power_resume_early()
2271 } else if (IS_HASWELL(i915) || IS_BROADWELL(i915)) { in intel_display_power_suspend()
2295 } else if (IS_HASWELL(i915) || IS_BROADWELL(i915)) { in intel_display_power_resume()
H A Dintel_cdclk.c2530 IS_BROADWELL(dev_priv) || IS_HASWELL(dev_priv)) in intel_pixel_rate_to_cdclk()
2565 if (IS_BROADWELL(dev_priv) && hsw_crtc_state_ips_capable(crtc_state)) in intel_crtc_compute_min_cdclk()
2580 } else if (DISPLAY_VER(dev_priv) == 9 || IS_BROADWELL(dev_priv)) { in intel_crtc_compute_min_cdclk()
3170 IS_BROADWELL(dev_priv) || IS_HASWELL(dev_priv)) in intel_compute_max_dotclk()
3226 } else if (IS_BROADWELL(dev_priv)) { in intel_update_max_cdclk()
3632 } else if (IS_BROADWELL(dev_priv)) { in intel_init_cdclk_hooks()
H A Dintel_fbc.c717 if (IS_BROADWELL(i915) || in intel_fbc_stolen_end()
1160 if (IS_HASWELL(i915) || IS_BROADWELL(i915)) { in intel_fbc_check_plane()
1653 if (IS_BROADWELL(i915) || DISPLAY_VER(i915) >= 9) in intel_sanitize_fbc_option()
H A Dintel_display.c894 (DISPLAY_VER(i915) == 9 || IS_BROADWELL(i915) || IS_HASWELL(i915)); in needs_async_flip_vtd_wa()
1573 if (DISPLAY_VER(dev_priv) >= 9 || IS_BROADWELL(dev_priv)) in hsw_crtc_enable()
2597 IS_BROADWELL(dev_priv) || IS_HASWELL(dev_priv)) in intel_pipe_is_interlaced()
3157 if (IS_BROADWELL(dev_priv)) in bdw_set_pipe_misc()
3763 if (IS_BROADWELL(dev_priv) || IS_HASWELL(dev_priv)) in hsw_get_pipe_config()
4331 IS_BROADWELL(dev_priv) || IS_HASWELL(dev_priv)) { in intel_crtc_atomic_check()
5618 return IS_BROADWELL(dev_priv) || IS_HASWELL(dev_priv) || in active_planes_affects_min_cdclk()
6517 IS_BROADWELL(dev_priv) || IS_HASWELL(dev_priv)) in intel_pipe_fastset()
6543 if (DISPLAY_VER(dev_priv) >= 9 || IS_BROADWELL(dev_priv)) in commit_pipe_pre_planes()
7678 IS_BROADWELL(dev_priv) || IS_HASWELL(dev_priv)) { in intel_mode_valid()
H A Dintel_display_debugfs.c758 } else if (IS_HASWELL(i915) || IS_BROADWELL(i915)) { in i915_lpsp_status()
1181 else if (IS_HASWELL(i915) || IS_BROADWELL(i915)) in i915_lpsp_capability_show()
H A Dintel_display_irq.c1051 } else if (IS_BROADWELL(dev_priv)) { in gen8_de_irq_handler()
1678 else if (IS_BROADWELL(dev_priv)) in gen8_de_irq_postinstall()
H A Dintel_sprite.c830 if (IS_HASWELL(dev_priv) || IS_BROADWELL(dev_priv)) { in ivb_sprite_update_arm()
1585 if (IS_BROADWELL(dev_priv) || IS_HASWELL(dev_priv)) { in intel_sprite_plane_create()
/openbmc/linux/drivers/gpu/drm/i915/gvt/
H A Ddisplay.c416 if (IS_BROADWELL(dev_priv)) { in emulate_monitor_status_change()
442 if (IS_BROADWELL(dev_priv)) { in emulate_monitor_status_change()
468 if (IS_BROADWELL(dev_priv)) { in emulate_monitor_status_change()
488 if (IS_BROADWELL(dev_priv)) in emulate_monitor_status_change()
498 if (IS_BROADWELL(dev_priv)) in emulate_monitor_status_change()
H A Dcmd_parser.c925 (IS_BROADWELL(gvt->gt->i915) && in cmd_reg_handler()
937 if (IS_BROADWELL(gvt->gt->i915) && offset == 0x215c) in cmd_reg_handler()
1051 if (IS_BROADWELL(s->engine->i915) && s->engine->id != RCS0) { in cmd_handler_lri()
1073 if (IS_BROADWELL(s->engine->i915)) in cmd_handler_lrr()
1101 if (IS_BROADWELL(s->engine->i915)) in cmd_handler_lrm()
1451 if (IS_BROADWELL(s->engine->i915)) in decode_mi_display_flip()
H A Dvgpu.c374 if (IS_BROADWELL(dev_priv) || IS_BROXTON(dev_priv)) in intel_gvt_create_vgpu()
H A Dinterrupt.c613 if (IS_BROADWELL(gvt->gt->i915)) { in gen8_init_irq()
/openbmc/linux/drivers/gpu/drm/i915/
H A Dintel_device_info.c243 if (IS_HASWELL(i915) || IS_BROADWELL(i915)) in intel_device_info_subplatform_init()
248 if (IS_HASWELL(i915) || IS_BROADWELL(i915)) { in intel_device_info_subplatform_init()
H A Di915_drv.h556 #define IS_BROADWELL(i915) IS_PLATFORM(i915, INTEL_BROADWELL) macro
600 #define IS_BROADWELL_GT3(i915) (IS_BROADWELL(i915) && \
766 (IS_BROADWELL(i915) || GRAPHICS_VER(i915) == 9)
H A Dintel_gvt.c53 if (IS_BROADWELL(dev_priv)) in is_supported_device()
H A Dintel_clock_gating.c862 else if (IS_BROADWELL(i915)) in intel_clock_gating_hooks_init()
/openbmc/linux/drivers/gpu/drm/i915/gt/
H A Dintel_sseu_debugfs.c257 else if (IS_BROADWELL(i915)) in intel_sseu_status()
H A Dintel_gtt.c414 if (IS_BROADWELL(i915)) in gtt_write_workarounds()
H A Dintel_rps.c805 else if (IS_HASWELL(i915) || IS_BROADWELL(i915)) in gen6_rps_set()
1184 if (IS_HASWELL(i915) || IS_BROADWELL(i915) || in gen6_rps_init()
2085 else if (IS_HASWELL(i915) || IS_BROADWELL(i915)) in intel_rps_get_cagf()
2278 if (IS_HASWELL(i915) || IS_BROADWELL(i915)) in rps_frequency_dump()

12