Home
last modified time | relevance | path

Searched refs:IOMUXC_GPR3_LVDS0_MUX_CTL_OFFSET (Results 1 – 12 of 12) sorted by relevance

/openbmc/u-boot/board/engicam/imx6q/
H A Dimx6q.c185 IOMUXC_GPR3_LVDS0_MUX_CTL_OFFSET); in setup_display()
/openbmc/u-boot/board/aristainetos/
H A Daristainetos-v2.c470 << IOMUXC_GPR3_LVDS0_MUX_CTL_OFFSET); in enable_lvds()
562 << IOMUXC_GPR3_LVDS0_MUX_CTL_OFFSET); in enable_spi_display()
/openbmc/u-boot/board/kosagi/novena/
H A Dvideo.c426 IOMUXC_GPR3_LVDS0_MUX_CTL_OFFSET) | in setup_display_clock()
/openbmc/u-boot/arch/arm/include/asm/arch-mx6/
H A Dimx-regs.h565 #define IOMUXC_GPR3_LVDS0_MUX_CTL_OFFSET 6 macro
566 #define IOMUXC_GPR3_LVDS0_MUX_CTL_MASK (3<<IOMUXC_GPR3_LVDS0_MUX_CTL_OFFSET)
/openbmc/u-boot/board/embest/mx6boards/
H A Dmx6boards.c498 << IOMUXC_GPR3_LVDS0_MUX_CTL_OFFSET); in setup_display()
/openbmc/u-boot/board/advantech/dms-ba16/
H A Ddms-ba16.c432 IOMUXC_GPR3_LVDS0_MUX_CTL_OFFSET)); in setup_display()
/openbmc/u-boot/board/ge/bx50v3/
H A Dbx50v3.c531 IOMUXC_GPR3_LVDS0_MUX_CTL_OFFSET)); in setup_display_bx50v3()
/openbmc/u-boot/board/freescale/mx6sabreauto/
H A Dmx6sabreauto.c519 IOMUXC_GPR3_LVDS0_MUX_CTL_OFFSET) | in setup_display()
/openbmc/u-boot/board/toradex/colibri_imx6/
H A Dcolibri_imx6.c615 <<IOMUXC_GPR3_LVDS0_MUX_CTL_OFFSET); in setup_display()
/openbmc/u-boot/board/boundary/nitrogen6x/
H A Dnitrogen6x.c799 <<IOMUXC_GPR3_LVDS0_MUX_CTL_OFFSET); in setup_display()
/openbmc/u-boot/board/toradex/apalis_imx6/
H A Dapalis_imx6.c737 <<IOMUXC_GPR3_LVDS0_MUX_CTL_OFFSET); in setup_display()
/openbmc/u-boot/board/gateworks/gw_ventana/
H A Dgw_ventana.c497 <<IOMUXC_GPR3_LVDS0_MUX_CTL_OFFSET); in setup_display()