Home
last modified time | relevance | path

Searched refs:GICv3CPUState (Results 1 – 8 of 8) sorted by relevance

/openbmc/qemu/hw/intc/
H A Darm_gicv3_common.c98 GICv3CPUState *cs = opaque; in virt_state_needed()
109 VMSTATE_UINT64_2DARRAY(ich_apr, GICv3CPUState, 3, 4),
110 VMSTATE_UINT64(ich_hcr_el2, GICv3CPUState),
111 VMSTATE_UINT64_ARRAY(ich_lr_el2, GICv3CPUState, GICV3_LR_MAX),
112 VMSTATE_UINT64(ich_vmcr_el2, GICv3CPUState),
119 GICv3CPUState *cs = opaque; in vmstate_gicv3_cpu_pre_load()
132 GICv3CPUState *cs = opaque; in icc_sre_el1_reg_needed()
143 VMSTATE_UINT64(icc_sre_el1, GICv3CPUState),
150 GICv3CPUState *cs = opaque; in gicv4_needed()
161 VMSTATE_UINT64(gicr_vpropbaser, GICv3CPUState),
[all …]
H A Darm_gicv3_redist.c17 static uint32_t mask_group(GICv3CPUState *cs, MemTxAttrs attrs) in mask_group()
31 static int gicr_ns_access(GICv3CPUState *cs, int irq) in gicr_ns_access()
38 static void gicr_write_bitmap_reg(GICv3CPUState *cs, MemTxAttrs attrs, in gicr_write_bitmap_reg()
47 static void gicr_write_set_bitmap_reg(GICv3CPUState *cs, MemTxAttrs attrs, in gicr_write_set_bitmap_reg()
56 static void gicr_write_clear_bitmap_reg(GICv3CPUState *cs, MemTxAttrs attrs, in gicr_write_clear_bitmap_reg()
65 static uint32_t gicr_read_bitmap_reg(GICv3CPUState *cs, MemTxAttrs attrs, in gicr_read_bitmap_reg()
72 static bool vcpu_resident(GICv3CPUState *cs, uint64_t vptaddr) in vcpu_resident()
99 static void update_for_one_lpi(GICv3CPUState *cs, int irq, in update_for_one_lpi()
150 static void update_for_all_lpis(GICv3CPUState *cs, uint64_t ptbase, in update_for_all_lpis()
183 static bool set_pending_table_bit(GICv3CPUState *cs, uint64_t ptbase, in set_pending_table_bit()
[all …]
H A Dgicv3_internal.h568 void gicv3_redist_update(GICv3CPUState *cs);
610 void gicv3_redist_set_irq(GICv3CPUState *cs, int irq, int level);
611 void gicv3_redist_process_lpi(GICv3CPUState *cs, int irq, int level);
627 void gicv3_redist_process_vlpi(GICv3CPUState *cs, int irq, uint64_t vptaddr,
640 void gicv3_redist_vlpi_pending(GICv3CPUState *cs, int irq, int level);
642 void gicv3_redist_lpi_pending(GICv3CPUState *cs, int irq, int level);
650 void gicv3_redist_update_lpi(GICv3CPUState *cs);
660 void gicv3_redist_update_lpi_only(GICv3CPUState *cs);
668 void gicv3_redist_inv_lpi(GICv3CPUState *cs, int irq);
677 void gicv3_redist_inv_vlpi(GICv3CPUState *cs, int irq, uint64_t vptaddr);
[all …]
H A Darm_gicv3_cpuif.c34 static GICv3CPUState *icc_cs_from_env(CPUARMState *env) in icc_cs_from_env()
50 static inline int icv_min_vbpr(GICv3CPUState *cs) in icv_min_vbpr()
55 static inline int ich_num_aprs(GICv3CPUState *cs) in ich_num_aprs()
107 static int read_vbpr(GICv3CPUState *cs, int grp) in read_vbpr()
121 static void write_vbpr(GICv3CPUState *cs, int grp, int value) in write_vbpr()
143 static uint32_t icv_fullprio_mask(GICv3CPUState *cs) in icv_fullprio_mask()
153 static int ich_highest_active_virt_prio(GICv3CPUState *cs) in ich_highest_active_virt_prio()
178 static int hppvi_index(GICv3CPUState *cs) in hppvi_index()
257 static uint32_t icv_gprio_mask(GICv3CPUState *cs, int group) in icv_gprio_mask()
292 static bool icv_hppi_can_preempt(GICv3CPUState *cs, uint64_t lr) in icv_hppi_can_preempt()
[all …]
H A Darm_gicv3.c24 static bool irqbetter(GICv3CPUState *cs, int irq, uint8_t prio, bool nmi) in irqbetter()
101 static uint32_t gicr_int_pending(GICv3CPUState *cs) in gicr_int_pending()
141 static bool gicv3_get_priority(GICv3CPUState *cs, bool is_redist, int irq, in gicv3_get_priority()
178 static void gicv3_redist_update_noirqset(GICv3CPUState *cs) in gicv3_redist_update_noirqset()
247 void gicv3_redist_update(GICv3CPUState *cs) in gicv3_redist_update()
273 GICv3CPUState *cs; in gicv3_update_noirqset()
311 GICv3CPUState *cs = &s->cpu[i]; in gicv3_update_noirqset()
H A Darm_gicv3_kvm.c344 GICv3CPUState *c = &s->cpu[ncpu]; in kvm_arm_gicv3_put()
363 GICv3CPUState *c = &s->cpu[ncpu]; in kvm_arm_gicv3_put()
458 GICv3CPUState *c = &s->cpu[ncpu]; in kvm_arm_gicv3_put()
528 GICv3CPUState *c = &s->cpu[ncpu]; in kvm_arm_gicv3_get()
563 GICv3CPUState *c = &s->cpu[ncpu]; in kvm_arm_gicv3_get()
616 GICv3CPUState *c = &s->cpu[ncpu]; in kvm_arm_gicv3_get()
670 GICv3CPUState *c; in arm_gicv3_icc_reset()
672 c = (GICv3CPUState *)env->gicv3state; in arm_gicv3_icc_reset()
H A Darm_gicv3_cpuif_common.c16 void gicv3_set_gicv3state(CPUState *cpu, GICv3CPUState *s) in gicv3_set_gicv3state()
/openbmc/qemu/include/hw/intc/
H A Darm_gicv3_common.h87 typedef struct GICv3CPUState GICv3CPUState; typedef
126 struct GICv3CPUState { struct
267 GICv3CPUState *gicd_irouter_target[GICV3_MAXIRQ];
270 GICv3CPUState *cpu;