Searched refs:C_O2_I1 (Results 1 – 15 of 15) sorted by relevance
/openbmc/qemu/tcg/tci/ |
H A D | tcg-target-con-set.h | 19 C_O2_I1(r, r, r)
|
H A D | tcg-target.c.inc | 164 return TCG_TARGET_REG_BITS == 64 ? C_O1_I1(r, r) : C_O2_I1(r, r, r);
|
/openbmc/qemu/tcg/mips/ |
H A D | tcg-target-con-set.h | 31 C_O2_I1(r, r, r)
|
H A D | tcg-target.c.inc | 2274 return TCG_TARGET_REG_BITS == 64 ? C_O1_I1(r, r) : C_O2_I1(r, r, r);
|
/openbmc/qemu/tcg/aarch64/ |
H A D | tcg-target-con-set.h | 36 C_O2_I1(r, r, r)
|
H A D | tcg-target.c.inc | 3081 return C_O2_I1(r, r, r);
|
/openbmc/qemu/tcg/ppc/ |
H A D | tcg-target-con-set.h | 39 C_O2_I1(r, r, r)
|
H A D | tcg-target.c.inc | 4285 return TCG_TARGET_REG_BITS == 64 ? C_O1_I1(r, r) : C_O2_I1(r, r, r);
|
/openbmc/qemu/tcg/s390x/ |
H A D | tcg-target-con-set.h | 45 C_O2_I1(o, m, r)
|
H A D | tcg-target.c.inc | 3338 return C_O2_I1(o, m, r);
|
/openbmc/qemu/tcg/arm/ |
H A D | tcg-target-con-set.h | 42 C_O2_I1(e, p, q)
|
H A D | tcg-target.c.inc | 2202 return C_O2_I1(e, p, q);
|
/openbmc/qemu/tcg/i386/ |
H A D | tcg-target-con-set.h | 56 C_O2_I1(r, r, L)
|
H A D | tcg-target.c.inc | 3779 return TCG_TARGET_REG_BITS == 64 ? C_O1_I1(r, L) : C_O2_I1(r, r, L); 3791 return C_O2_I1(r, r, L);
|
/openbmc/qemu/tcg/ |
H A D | tcg.c | 660 #define C_O2_I1(O1, O2, I1) C_PFX3(c_o2_i1_, O1, O2, I1), macro 683 #undef C_O2_I1 705 #define C_O2_I1(O1, O2, I1) { .args_ct_str = { #O1, #O2, #I1 } }, macro 727 #undef C_O2_I1 749 #define C_O2_I1(O1, O2, I1) C_PFX3(c_o2_i1_, O1, O2, I1) macro
|