Home
last modified time | relevance | path

Searched refs:CSR_MHPMEVENT10 (Results 1 – 3 of 3) sorted by relevance

/openbmc/u-boot/arch/riscv/include/asm/
H A Dencoding.h202 #define CSR_MHPMEVENT10 0x32a macro
/openbmc/qemu/target/riscv/
H A Dcpu_bits.h414 #define CSR_MHPMEVENT10 0x32a macro
H A Dcsr.c5453 [CSR_MHPMEVENT10] = { "mhpmevent10", any, read_mhpmevent,