Home
last modified time | relevance | path

Searched refs:CSR_FFLAGS (Results 1 – 3 of 3) sorted by relevance

/openbmc/u-boot/arch/riscv/include/asm/
H A Dencoding.h171 #define CSR_FFLAGS 0x1 macro
/openbmc/qemu/target/riscv/
H A Dcpu_bits.h53 #define CSR_FFLAGS 0x001 macro
H A Dcsr.c4988 [CSR_FFLAGS] = { "fflags", fs, read_fflags, write_fflags },