Searched refs:CSR_FCSR (Results 1 – 5 of 5) sorted by relevance
| /openbmc/qemu/linux-user/riscv/ |
| H A D | signal.c | 93 uint32_t fcsr = riscv_csr_read(env, CSR_FCSR); in setup_sigcontext()
162 riscv_csr_write(env, CSR_FCSR, fcsr); in restore_sigcontext()
|
| /openbmc/u-boot/arch/riscv/include/asm/ |
| H A D | encoding.h | 173 #define CSR_FCSR 0x3 macro
|
| /openbmc/qemu/target/riscv/ |
| H A D | cpu_bits.h | 55 #define CSR_FCSR 0x003 macro
|
| H A D | cpu.c | 831 RISCVException res = riscv_csrrw_debug(env, CSR_FCSR, &val, 0, 0); in riscv_cpu_dump_state()
834 csr_ops[CSR_FCSR].name, val); in riscv_cpu_dump_state()
|
| H A D | csr.c | 4990 [CSR_FCSR] = { "fcsr", fs, read_fcsr, write_fcsr },
|