Home
last modified time | relevance | path

Searched refs:CPG_FRQCRC (Results 1 – 5 of 5) sorted by relevance

/openbmc/linux/drivers/clk/renesas/
H A Dclk-r8a7740.c27 #define CPG_FRQCRC 0xe0 macro
44 { "hpp", CPG_FRQCRC, 20, 0 },
45 { "usbp", CPG_FRQCRC, 16, 0 },
46 { "s", CPG_FRQCRC, 12, 0 },
47 { "zb", CPG_FRQCRC, 8, 0 },
48 { "m3", CPG_FRQCRC, 4, 0 },
49 { "cp", CPG_FRQCRC, 0, 0 },
98 u32 value = readl(base + CPG_FRQCRC); in r8a7740_cpg_register_clock()
H A Dclk-r8a73a4.c26 #define CPG_FRQCRC 0xe0 macro
161 mult = 0x20 - ((readl(base + CPG_FRQCRC) >> shift) & 0x1f); in r8a73a4_cpg_register_clock()
H A Drcar-gen2-cpg.c27 #define CPG_FRQCRC 0x00e0 macro
153 zclk->reg = base + CPG_FRQCRC; in cpg_z_clk_register()
H A Drcar-gen4-cpg.c182 #define CPG_FRQCRC 0x00000808 macro
307 zclk->reg = reg + CPG_FRQCRC; in cpg_z_clk_register()
H A Drcar-gen3-cpg.c162 #define CPG_FRQCRC 0x000000e0 macro
313 CPG_FRQCRC, CLK_SET_RATE_PARENT); in cpg_z_clk_register()