Home
last modified time | relevance | path

Searched refs:CONFIG_SYS_PCI1_MEM_PHYS (Results 1 – 25 of 43) sorted by relevance

12

/openbmc/u-boot/board/socrates/
H A Dtlb.c44 SET_TLB_ENTRY(1, CONFIG_SYS_PCI1_MEM_PHYS, CONFIG_SYS_PCI1_MEM_PHYS,
52 SET_TLB_ENTRY(1, CONFIG_SYS_PCI1_MEM_PHYS + 0x10000000, CONFIG_SYS_PCI1_MEM_PHYS + 0x10000000,
H A Dlaw.c34 SET_LAW(CONFIG_SYS_PCI1_MEM_PHYS, LAW_SIZE_512M, LAW_TRGT_IF_PCI),
/openbmc/u-boot/board/freescale/mpc832xemds/
H A Dpci.c21 phys_start: CONFIG_SYS_PCI1_MEM_PHYS,
71 pci_law[0].bar = CONFIG_SYS_PCI1_MEM_PHYS & LAWBAR_BAR; in pci_init_board()
129 pci_law[0].bar = CONFIG_SYS_PCI1_MEM_PHYS & LAWBAR_BAR;
/openbmc/u-boot/board/sbc8349/
H A Dpci.c21 phys_start: CONFIG_SYS_PCI1_MEM_PHYS,
59 pci_law[0].bar = CONFIG_SYS_PCI1_MEM_PHYS & LAWBAR_BAR; in pci_init_board()
/openbmc/u-boot/board/freescale/mpc8349emds/
H A Dpci.c17 phys_start: CONFIG_SYS_PCI1_MEM_PHYS,
135 pci_law[0].bar = CONFIG_SYS_PCI1_MEM_PHYS & LAWBAR_BAR; in pci_init_board()
159 pci_law[0].bar = CONFIG_SYS_PCI1_MEM_PHYS & LAWBAR_BAR; in pci_init_board()
/openbmc/u-boot/board/tqc/tqm834x/
H A Dpci.c19 phys_start: CONFIG_SYS_PCI1_MEM_PHYS,
87 pci_law[0].bar = CONFIG_SYS_PCI1_MEM_PHYS & LAWBAR_BAR; in pci_init_board()
/openbmc/u-boot/board/xes/xpedite520x/
H A Dtlb.c48 SET_TLB_ENTRY(1, CONFIG_SYS_PCI1_MEM_PHYS, CONFIG_SYS_PCI1_MEM_PHYS,
/openbmc/u-boot/board/freescale/mpc8555cds/
H A Dtlb.c40 SET_TLB_ENTRY(1, CONFIG_SYS_PCI1_MEM_VIRT, CONFIG_SYS_PCI1_MEM_PHYS,
48 SET_TLB_ENTRY(1, CONFIG_SYS_PCI1_MEM_VIRT + 0x10000000, CONFIG_SYS_PCI1_MEM_PHYS + 0x10000000,
H A Dlaw.c33 SET_LAW(CONFIG_SYS_PCI1_MEM_PHYS, LAW_SIZE_512M, LAW_TRGT_IF_PCI),
/openbmc/u-boot/board/freescale/mpc8541cds/
H A Dtlb.c40 SET_TLB_ENTRY(1, CONFIG_SYS_PCI1_MEM_VIRT, CONFIG_SYS_PCI1_MEM_PHYS,
48 SET_TLB_ENTRY(1, CONFIG_SYS_PCI1_MEM_VIRT + 0x10000000, CONFIG_SYS_PCI1_MEM_PHYS + 0x10000000,
H A Dlaw.c33 SET_LAW(CONFIG_SYS_PCI1_MEM_PHYS, LAW_SIZE_512M, LAW_TRGT_IF_PCI),
/openbmc/u-boot/board/freescale/mpc8349itx/
H A Dpci.c18 phys_start: CONFIG_SYS_PCI1_MEM_PHYS,
89 pci_law[0].bar = CONFIG_SYS_PCI1_MEM_PHYS & LAWBAR_BAR; in pci_init_board()
/openbmc/u-boot/board/esd/vme8349/
H A Dpci.c25 phys_start: CONFIG_SYS_PCI1_MEM_PHYS,
98 pci_law[0].bar = CONFIG_SYS_PCI1_MEM_PHYS & LAWBAR_BAR; in pci_init_board()
/openbmc/u-boot/board/freescale/mpc8313erdb/
H A Dmpc8313erdb.c57 .phys_start = CONFIG_SYS_PCI1_MEM_PHYS,
88 pci_law[0].bar = CONFIG_SYS_PCI1_MEM_PHYS & LAWBAR_BAR; in pci_init_board()
/openbmc/u-boot/include/configs/
H A DMPC8323ERDB.h236 #define CONFIG_SYS_PCI1_MEM_PHYS CONFIG_SYS_PCI1_MEM_BASE macro
392 #define CONFIG_SYS_IBAT5L (CONFIG_SYS_PCI1_MEM_PHYS \
395 #define CONFIG_SYS_IBAT5U (CONFIG_SYS_PCI1_MEM_PHYS \
H A DMPC832XEMDS.h312 #define CONFIG_SYS_PCI1_MEM_PHYS CONFIG_SYS_PCI1_MEM_BASE macro
486 #define CONFIG_SYS_IBAT6L (CONFIG_SYS_PCI1_MEM_PHYS \
489 #define CONFIG_SYS_IBAT6U (CONFIG_SYS_PCI1_MEM_PHYS \
H A DMPC8610HPCD.h226 #define CONFIG_SYS_PCI1_MEM_PHYS CONFIG_SYS_PCI1_MEM_BUS macro
296 #define CONFIG_SYS_DBAT1L (CONFIG_SYS_PCI1_MEM_PHYS | BATL_PP_RW | BATL_CACHEINHIBIT \
299 #define CONFIG_SYS_IBAT1L (CONFIG_SYS_PCI1_MEM_PHYS | BATL_PP_RW | BATL_CACHEINHIBIT)
H A DMPC8548CDS.h331 #define CONFIG_SYS_PCI1_MEM_PHYS 0xc00000000ull macro
334 #define CONFIG_SYS_PCI1_MEM_PHYS 0x80000000 macro
H A DMPC8536DS.h380 #define CONFIG_SYS_PCI1_MEM_PHYS 0xc00000000ull macro
383 #define CONFIG_SYS_PCI1_MEM_PHYS 0x80000000 macro
/openbmc/u-boot/board/freescale/mpc8323erdb/
H A Dmpc8323erdb.c141 phys_start: CONFIG_SYS_PCI1_MEM_PHYS,
170 pci_law[0].bar = CONFIG_SYS_PCI1_MEM_PHYS & LAWBAR_BAR; in pci_init_board()
/openbmc/u-boot/board/ve8313/
H A Dve8313.c154 phys_start: CONFIG_SYS_PCI1_MEM_PHYS,
185 out_be32(&pci_law[0].bar, CONFIG_SYS_PCI1_MEM_PHYS & LAWBAR_BAR); in pci_init_board()
/openbmc/u-boot/arch/powerpc/cpu/mpc85xx/
H A Dpci.c84 pcix->powbar1 = (CONFIG_SYS_PCI1_MEM_PHYS >> 12) & 0x000fffff; in pci_mpc85xx_init()
108 CONFIG_SYS_PCI1_MEM_PHYS, in pci_mpc85xx_init()
/openbmc/u-boot/board/freescale/mpc8568mds/
H A Dtlb.c50 SET_TLB_ENTRY(1, CONFIG_SYS_PCI1_MEM_VIRT, CONFIG_SYS_PCI1_MEM_PHYS,
/openbmc/u-boot/board/freescale/mpc8548cds/
H A Dtlb.c65 SET_TLB_ENTRY(1, CONFIG_SYS_PCI1_MEM_VIRT, CONFIG_SYS_PCI1_MEM_PHYS,
/openbmc/u-boot/board/freescale/mpc8536ds/
H A Dtlb.c44 SET_TLB_ENTRY(1, CONFIG_SYS_PCI1_MEM_VIRT, CONFIG_SYS_PCI1_MEM_PHYS,

12