Home
last modified time | relevance | path

Searched refs:CONFIG_SYS_FSL_DRAM_BASE2 (Results 1 – 3 of 3) sorted by relevance

/openbmc/u-boot/arch/arm/include/asm/arch-fsl-layerscape/
H A Dcpu.h52 #define CONFIG_SYS_FSL_DRAM_BASE2 0x2080000000 macro
57 #define CONFIG_SYS_FSL_DRAM_BASE2 0x8080000000 macro
75 #define CONFIG_SYS_FSL_DRAM_BASE2 0x880000000 macro
/openbmc/u-boot/arch/arm/cpu/armv8/fsl-layerscape/
H A Dcpu.c123 { CONFIG_SYS_FSL_DRAM_BASE2, CONFIG_SYS_FSL_DRAM_BASE2,
170 { CONFIG_SYS_FSL_DRAM_BASE2, CONFIG_SYS_FSL_DRAM_BASE2,
276 { CONFIG_SYS_FSL_DRAM_BASE2, CONFIG_SYS_FSL_DRAM_BASE2,
329 { CONFIG_SYS_FSL_DRAM_BASE2, CONFIG_SYS_FSL_DRAM_BASE2,
501 #ifdef CONFIG_SYS_FSL_DRAM_BASE2 in final_mmu_setup()
502 case CONFIG_SYS_FSL_DRAM_BASE2: in final_mmu_setup()
/openbmc/u-boot/scripts/
H A Dconfig_whitelist.txt2712 CONFIG_SYS_FSL_DRAM_BASE2