| /openbmc/u-boot/drivers/clk/mediatek/ |
| H A D | clk-mt7629.c | 111 FACTOR0(CLK_TOP_SYSPLL_D7, CLK_APMIXED_MAINPLL, 1, 7),
209 CLK_TOP_SYSPLL_D7
262 CLK_TOP_SYSPLL_D7,
273 CLK_TOP_SYSPLL_D7,
|
| H A D | clk-mt7623.c | 105 FACTOR0(CLK_TOP_SYSPLL_D7, CLK_APMIXED_MAINPLL, 1, 7),
115 FACTOR1(CLK_TOP_SYSPLL4_D2, CLK_TOP_SYSPLL_D7, 1, 2),
116 FACTOR1(CLK_TOP_SYSPLL4_D4, CLK_TOP_SYSPLL_D7, 1, 4),
362 CLK_TOP_SYSPLL_D7,
|
| /openbmc/u-boot/include/dt-bindings/clock/ |
| H A D | mt7629-clk.h | 48 #define CLK_TOP_SYSPLL_D7 35 macro
|
| H A D | mt7623-clk.h | 32 #define CLK_TOP_SYSPLL_D7 19 macro
|
| /openbmc/linux/include/dt-bindings/clock/ |
| H A D | mt7629-clk.h | 45 #define CLK_TOP_SYSPLL_D7 35 macro
|
| H A D | mt6797-clk.h | 59 #define CLK_TOP_SYSPLL_D7 49 macro
|
| H A D | mediatek,mt6795-clk.h | 62 #define CLK_TOP_SYSPLL_D7 51 macro
|
| H A D | mt8173-clk.h | 64 #define CLK_TOP_SYSPLL_D7 54 macro
|
| H A D | mt6765-clk.h | 48 #define CLK_TOP_SYSPLL_D7 13 macro
|
| H A D | mediatek,mt8365-clk.h | 28 #define CLK_TOP_SYSPLL_D7 18 macro
|
| H A D | mt2712-clk.h | 47 #define CLK_TOP_SYSPLL_D7 16 macro
|
| H A D | mt8183-clk.h | 82 #define CLK_TOP_SYSPLL_D7 46 macro
|
| H A D | mt2701-clk.h | 15 #define CLK_TOP_SYSPLL_D7 5 macro
|
| /openbmc/linux/drivers/clk/mediatek/ |
| H A D | clk-mt6795-topckgen.c | 416 FACTOR_FLAGS(CLK_TOP_SYSPLL_D7, "syspll_d7", "main_h156m", 1, 1, 0),
|
| H A D | clk-mt8173-topckgen.c | 495 FACTOR_FLAGS(CLK_TOP_SYSPLL_D7, "syspll_d7", "main_h156m", 1, 1, 0),
|
| H A D | clk-mt7629.c | 388 FACTOR(CLK_TOP_SYSPLL_D7, "syspll_d7", "mainpll", 1, 7),
|
| H A D | clk-mt6797.c | 39 FACTOR(CLK_TOP_SYSPLL_D7, "syspll_d7", "mainpll", 1, 7),
|
| H A D | clk-mt8183.c | 48 FACTOR_FLAGS(CLK_TOP_SYSPLL_D7, "syspll_d7", "mainpll", 1, 7, 0),
|
| H A D | clk-mt2712.c | 55 FACTOR(CLK_TOP_SYSPLL_D7, "syspll_d7", "syspll_ck", 1, 7),
|
| H A D | clk-mt8365.c | 47 FACTOR(CLK_TOP_SYSPLL_D7, "syspll_d7", "mainpll", 1, 7),
|
| H A D | clk-mt6765.c | 96 FACTOR(CLK_TOP_SYSPLL_D7, "syspll_d7", "mainpll", 1, 7),
|
| H A D | clk-mt2701.c | 61 FACTOR(CLK_TOP_SYSPLL_D7, "syspll_d7", "mainpll", 1, 7),
|