Home
last modified time | relevance | path

Searched refs:CLK_TOP_CMSYS_SEL (Results 1 – 6 of 6) sorted by relevance

/openbmc/u-boot/include/dt-bindings/clock/
H A Dmt7623-clk.h140 #define CLK_TOP_CMSYS_SEL 126 macro
/openbmc/linux/include/dt-bindings/clock/
H A Dmt2712-clk.h196 #define CLK_TOP_CMSYS_SEL 165 macro
H A Dmt2701-clk.h125 #define CLK_TOP_CMSYS_SEL 114 macro
/openbmc/linux/drivers/clk/mediatek/
H A Dclk-mt2712.c747 MUX_GATE(CLK_TOP_CMSYS_SEL, "cmsys_sel", cmsys_parents, 0x560, 24, 3, 31),
H A Dclk-mt2701.c575 MUX_GATE(CLK_TOP_CMSYS_SEL, "cmsys_sel", cmsys_parents,
/openbmc/u-boot/drivers/clk/mediatek/
H A Dclk-mt7623.c560 MUX_GATE(CLK_TOP_CMSYS_SEL, cmsys_parents, 0xE0, 16, 4, 23),