Home
last modified time | relevance | path

Searched refs:CLK_APMIXED_VDECPLL (Results 1 – 10 of 10) sorted by relevance

/openbmc/linux/drivers/clk/mediatek/
H A Dclk-mt8195-apmixedsys.c78 PLL(CLK_APMIXED_VDECPLL, "vdecpll", 0x0890, 0x08a0, 0,
161 FH(CLK_APMIXED_VDECPLL, FH_VDECPLL, 0x140),
H A Dclk-mt8135-apmixedsys.c47 PLL(CLK_APMIXED_VDECPLL, "vdecpll", 0x304, 0x31c, 0x80000000, 0, 21, 0x2b0, 6, 0x0, 0x308, 0),
H A Dclk-mt6797.c641 PLL(CLK_APMIXED_VDECPLL, "vdecpll", 0x02E4, 0x02F0, 0x00000120, 0, 21,
H A Dclk-mt2701.c958 PLL(CLK_APMIXED_VDECPLL, "vdecpll", 0x2a0, 0x2ac, 0x00000001, 0,
/openbmc/linux/include/dt-bindings/clock/
H A Dmt8135-clk.h117 #define CLK_APMIXED_VDECPLL 10 macro
H A Dmt6797-clk.h115 #define CLK_APMIXED_VDECPLL 8 macro
H A Dmt2701-clk.h184 #define CLK_APMIXED_VDECPLL 10 macro
H A Dmt8195-clk.h367 #define CLK_APMIXED_VDECPLL 8 macro
/openbmc/u-boot/include/dt-bindings/clock/
H A Dmt7623-clk.h186 #define CLK_APMIXED_VDECPLL 9 macro
/openbmc/u-boot/drivers/clk/mediatek/
H A Dclk-mt7623.c62 PLL(CLK_APMIXED_VDECPLL, 0x2a0, 0x2ac, 0x00000001, 0,
155 FACTOR0(CLK_TOP_VDECPLL, CLK_APMIXED_VDECPLL, 1, 1),