| /openbmc/u-boot/arch/arm/mach-mediatek/mt7629/ |
| H A D | init.c | 29 [CLK_APMIXED_ARMPLL] = 1250000000, in mtk_pll_early_init()
|
| /openbmc/linux/include/dt-bindings/clock/ |
| H A D | mt7986-clk.h | 12 #define CLK_APMIXED_ARMPLL 0 macro
|
| H A D | mt7629-clk.h | 155 #define CLK_APMIXED_ARMPLL 0 macro
|
| H A D | mediatek,mt7981-clk.h | 188 #define CLK_APMIXED_ARMPLL 0 macro
|
| H A D | mt8516-clk.h | 13 #define CLK_APMIXED_ARMPLL 0 macro
|
| H A D | mt7622-clk.h | 170 #define CLK_APMIXED_ARMPLL 0 macro
|
| H A D | mt6765-clk.h | 11 #define CLK_APMIXED_ARMPLL 1 macro
|
| H A D | mediatek,mt8365-clk.h | 231 #define CLK_APMIXED_ARMPLL 0 macro
|
| H A D | mt2701-clk.h | 175 #define CLK_APMIXED_ARMPLL 1 macro
|
| /openbmc/linux/drivers/clk/mediatek/ |
| H A D | clk-mt7981-apmixed.c | 45 PLL(CLK_APMIXED_ARMPLL, "armpll", 0x0200, 0x020C, 0x00000001, PLL_AO,
|
| H A D | clk-mt7986-apmixed.c | 43 PLL(CLK_APMIXED_ARMPLL, "armpll", 0x0200, 0x020C, 0x0, PLL_AO, 32,
|
| H A D | clk-mt8516-apmixedsys.c | 60 PLL(CLK_APMIXED_ARMPLL, "armpll", 0x0100, 0x0110, 0, 0,
|
| H A D | clk-mt8167-apmixedsys.c | 59 PLL(CLK_APMIXED_ARMPLL, "armpll", 0x0100, 0x0110, 0, 0,
|
| H A D | clk-mt7622-apmixedsys.c | 59 PLL(CLK_APMIXED_ARMPLL, "armpll", 0x0200, 0x020C, 0,
|
| H A D | clk-mt7629.c | 313 PLL(CLK_APMIXED_ARMPLL, "armpll", 0x0200, 0x020C, 0,
643 clk_prepare_enable(clk_data->hws[CLK_APMIXED_ARMPLL]->clk); in mtk_apmixedsys_init()
|
| H A D | clk-mt8365-apmixedsys.c | 83 PLL_B(CLK_APMIXED_ARMPLL, "armpll", 0x030C, 0x0318, 0x00000001, PLL_AO,
|
| H A D | clk-mt6765.c | 707 PLL(CLK_APMIXED_ARMPLL, "armpll", 0x020C, 0x0218, 0,
|
| H A D | clk-mt2701.c | 940 PLL(CLK_APMIXED_ARMPLL, "armpll", 0x200, 0x20c, 0x80000000,
|
| /openbmc/u-boot/include/dt-bindings/clock/ |
| H A D | mt7629-clk.h | 159 #define CLK_APMIXED_ARMPLL 0 macro
|
| H A D | mt7623-clk.h | 177 #define CLK_APMIXED_ARMPLL 0 macro
|
| /openbmc/u-boot/drivers/clk/mediatek/ |
| H A D | clk-mt7623.c | 44 PLL(CLK_APMIXED_ARMPLL, 0x200, 0x20c, 0x80000001, 0,
167 FACTOR0(CLK_TOP_ARMPLL_1P3G, CLK_APMIXED_ARMPLL, 1, 1),
|
| H A D | clk-mt7629.c | 48 PLL(CLK_APMIXED_ARMPLL, 0x200, 0x20c, 0x1, 0,
|