Home
last modified time | relevance | path

Searched refs:A7 (Results 1 – 25 of 137) sorted by relevance

123456

/openbmc/linux/arch/arm/boot/dts/arm/
H A Dvexpress-v2p-ca15_a7.dts275 /* A7 PLL 0 reference clock */
284 /* A7 PLL 1 reference clock */
349 /* A7 CPU core voltage */
352 regulator-name = "A7 Vcore";
356 label = "A7 Vcore";
367 /* Total current for the three A7 cores */
370 label = "A7 Icore";
388 /* Total power for the three A7 cores */
391 label = "A7 Pcore";
402 /* Total energy for the three A7 cores */
[all …]
/openbmc/linux/Documentation/arch/arm/
H A Dsunxi.rst47 * Single ARM Cortex-A7 based SoCs
54 * Dual ARM Cortex-A7 based SoCs
71 * Quad ARM Cortex-A7 based SoCs
123 * Quad ARM Cortex-A15, Quad ARM Cortex-A7 based SoCs
130 * Octa ARM Cortex-A7 based SoCs
/openbmc/phosphor-webui/app/assets/icons/
H A Dicon-pending.svg1 …,11.43L1,12A7.9,7.9,0,0,1,0,9.38ZM5.54,1.58a6.91,6.91,0,0,0-2.06,1.2L2.77,1.9A8.07,8.07,0,0,1,5.15…
H A Dicon-visibility-off.svg1 …5 1.55a3 3 0 0 1-4.19 4.18zM4 11.25l1.55-1.51a3 3 0 0 1 4.19-4.18l1.36-1.37A7 7 0 0 0 8 3.5c-2.8 0…
/openbmc/linux/arch/arm/include/debug/
H A Dexynos.S27 teq \tmp, #0x100 @@ A15 + A7 but boot to A7
/openbmc/linux/Documentation/arch/arm/stm32/
H A Dstm32mp151-overview.rst11 - Single Cortex-A7 application core
18 - Cortex-A7 core running up to @800MHz
H A Dstm32mp13-overview.rst11 - One Cortex-A7 application core
18 - Cortex-A7 core running up to @900MHz
H A Dstm32mp157-overview.rst11 - Dual core Cortex-A7 application core
/openbmc/qemu/docs/system/arm/
H A Draspi.rst10 Cortex-A7 (4 cores), 1 GiB of RAM
21 * ARM1176JZF-S, Cortex-A7, Cortex-A53 or Cortex-A72 CPU
H A Dmcimx6ul-evk.rst5 MCIMX6UL-EVK development board. It has a single Cortex-A7 CPU.
/openbmc/u-boot/arch/arm/mach-mediatek/
H A DKconfig17 The MediaTek MT7623 is a ARM-based SoC with a quad-core Cortex-A7
30 The MediaTek MT7629 is a ARM-based SoC with a dual-core Cortex-A7
/openbmc/linux/Documentation/devicetree/bindings/pinctrl/
H A Dfsl,imx7ulp-pinctrl.txt3 i.MX 7ULP has three IOMUXC instances: IOMUXC0 for M4 ports, IOMUXC1 for A7
7 This binding doc is only for the IOMUXC1 support in A7 Domain and it only
/openbmc/linux/Documentation/admin-guide/device-mapper/
H A Ddm-raid.rst129 A4 A4 A5 A6 A6 A7 A7 A8 A8
145 A3 A4 A4 A5 A6 A5 A6 A7 A8
146 A5 A6 A7 A8 A9 A9 A10 A11 A12
149 A4 A3 A6 A4 A5 A6 A5 A8 A7
150 A6 A5 A9 A7 A8 A10 A9 A12 A11
162 A3 A4 A4 A5 A6 A5 A6 A7 A8
163 A4 A3 A6 A4 A5 A6 A5 A8 A7
164 A5 A6 A7 A8 A9 A9 A10 A11 A12
165 A6 A5 A9 A7 A8 A10 A9 A12 A11
/openbmc/linux/arch/arm/mach-exynos/
H A DKconfig51 Samsung Exynos3 (Cortex-A7) SoC based systems
67 Samsung Exynos5 (Cortex-A15/A7) SoC based systems
/openbmc/linux/arch/arm/boot/dts/aspeed/
H A Daspeed-bmc-qcom-dc-scm-v1.dts95 /*A0-A7*/ "","","","","","","","",
130 /*A0-A7*/ "GPI_1_BMC_1V8","","","","","",
H A Daspeed-bmc-vegman-n110.dts15 …/*A0-A7*/ "CHASSIS_INTRUSION","CASE_OPEN_FAULT_RST","","","SPEAKER_BMC","FM_FORCE_BMC_UPDATE","","…
52 …/*A0-A7*/ "CPU1_PRESENCE","","CPU1_THERMTRIP","","CPU1_VRHOT","","CPU1_FIVR_FAULT","","CPU1_MEM_AB…
H A Daspeed-bmc-vegman-sx20.dts15 …/*A0-A7*/ "CHASSIS_INTRUSION","CASE_OPEN_FAULT_RST","","","SPEAKER_BMC","FM_FORCE_BMC_UPDATE","","…
52 …/*A0-A7*/ "CPU1_PRESENCE","","CPU1_THERMTRIP","","CPU1_VRHOT","","CPU1_FIVR_FAULT","","CPU1_MEM_AB…
/openbmc/qemu/qga/vss-win32/
H A Dqga-vss.idl5 uuid(103B8142-6CE5-48A7-BDE1-794D3192FCF1),
/openbmc/u-boot/board/freescale/ls1021atwr/
H A DREADME14 enterprise networking applications. Incorporating dual ARM Cortex-A7 cores
28 - ARM Cortex-A7 MPCore compliant with ARMv7-A architecture
29 - Dual high-preformance ARM Cortex-A7 cores, each core includes:
/openbmc/u-boot/board/freescale/ls1021aqds/
H A DREADME14 enterprise networking applications. Incorporating dual ARM Cortex-A7 cores
28 - ARM Cortex-A7 MPCore compliant with ARMv7-A architecture
29 - Dual high-preformance ARM Cortex-A7 cores, each core includes:
/openbmc/linux/arch/arm/mach-bcm/
H A DKconfig175 BCM53573 series is set of SoCs using ARM Cortex-A7 CPUs with wireless
220 bool "Cortex-A7 SoCs"
222 Say Y if you intend to run the kernel on a Broadcom Broadband ARM A7
225 This enables support for Broadcom BCA ARM A7 broadband chipsets,
/openbmc/linux/arch/arm/mach-mstar/
H A DKconfig12 based on Armv7 cores like the Cortex A7 and share the same
/openbmc/u-boot/arch/arm/mach-rockchip/
H A DKconfig11 The Rockchip RK3036 is a ARM-based SoC with a dual-core Cortex-A7
20 The Rockchip RK3128 is a ARM-based SoC with a quad-core Cortex-A7
55 The Rockchip RK3229 is a ARM-based SoC with a dual-core Cortex-A7
153 The Rockchip RV1108 is a ARM-based SoC with a single-core Cortex-A7
/openbmc/linux/arch/arm/boot/dts/samsung/
H A Dexynos5422-cpus.dtsi8 * This file provides desired ordering for Exynos5422: CPU[0123] being the A7.
16 * from the LITTLE: Cortex-A7.
/openbmc/linux/arch/arm/mach-sunplus/
H A DKconfig25 Cortex-A7 with various peripherals (e.g.: I2C, SPI, SDIO,

123456