Searched hist:c32461d8eeb17490b1b1e969e2ce8f1ecd83bfbb (Results 1 – 1 of 1) sorted by relevance
/openbmc/qemu/target/riscv/ | ||
H A D | debug.c | diff c32461d8eeb17490b1b1e969e2ce8f1ecd83bfbb Fri Sep 09 08:42:14 CDT 2022 Frank Chang <frank.chang@sifive.com> target/riscv: debug: Check VU/VS modes for type 2 trigger |