/openbmc/u-boot/arch/arm/mach-keystone/include/mach/ |
H A D | clock_defs.h | diff c321a2362463ce54ae73ef59bee4b620d9f26acf Tue Jul 28 03:46:43 CDT 2015 Lokesh Vutla <lokeshvutla@ti.com> ARM: keystone2: Cleanup PLL init code
There are two types of PLL for all keystone platforms: Main PLL, Secondary PLL. Instead of duplicating the same definition for each secondary PLL, have a common function which does initialization for both PLLs. And also add proper register definitions.
Reviewed-by: Tom Rini <trini@konsulko.com> Signed-off-by: Lokesh Vutla <lokeshvutla@ti.com>
|
H A D | clock-k2e.h | diff c321a2362463ce54ae73ef59bee4b620d9f26acf Tue Jul 28 03:46:43 CDT 2015 Lokesh Vutla <lokeshvutla@ti.com> ARM: keystone2: Cleanup PLL init code
There are two types of PLL for all keystone platforms: Main PLL, Secondary PLL. Instead of duplicating the same definition for each secondary PLL, have a common function which does initialization for both PLLs. And also add proper register definitions.
Reviewed-by: Tom Rini <trini@konsulko.com> Signed-off-by: Lokesh Vutla <lokeshvutla@ti.com>
|
H A D | clock.h | diff c321a2362463ce54ae73ef59bee4b620d9f26acf Tue Jul 28 03:46:43 CDT 2015 Lokesh Vutla <lokeshvutla@ti.com> ARM: keystone2: Cleanup PLL init code
There are two types of PLL for all keystone platforms: Main PLL, Secondary PLL. Instead of duplicating the same definition for each secondary PLL, have a common function which does initialization for both PLLs. And also add proper register definitions.
Reviewed-by: Tom Rini <trini@konsulko.com> Signed-off-by: Lokesh Vutla <lokeshvutla@ti.com>
|
/openbmc/u-boot/board/ti/ks2_evm/ |
H A D | board_k2l.c | diff c321a2362463ce54ae73ef59bee4b620d9f26acf Tue Jul 28 03:46:43 CDT 2015 Lokesh Vutla <lokeshvutla@ti.com> ARM: keystone2: Cleanup PLL init code
There are two types of PLL for all keystone platforms: Main PLL, Secondary PLL. Instead of duplicating the same definition for each secondary PLL, have a common function which does initialization for both PLLs. And also add proper register definitions.
Reviewed-by: Tom Rini <trini@konsulko.com> Signed-off-by: Lokesh Vutla <lokeshvutla@ti.com>
|
H A D | board_k2e.c | diff c321a2362463ce54ae73ef59bee4b620d9f26acf Tue Jul 28 03:46:43 CDT 2015 Lokesh Vutla <lokeshvutla@ti.com> ARM: keystone2: Cleanup PLL init code
There are two types of PLL for all keystone platforms: Main PLL, Secondary PLL. Instead of duplicating the same definition for each secondary PLL, have a common function which does initialization for both PLLs. And also add proper register definitions.
Reviewed-by: Tom Rini <trini@konsulko.com> Signed-off-by: Lokesh Vutla <lokeshvutla@ti.com>
|
H A D | board_k2hk.c | diff c321a2362463ce54ae73ef59bee4b620d9f26acf Tue Jul 28 03:46:43 CDT 2015 Lokesh Vutla <lokeshvutla@ti.com> ARM: keystone2: Cleanup PLL init code
There are two types of PLL for all keystone platforms: Main PLL, Secondary PLL. Instead of duplicating the same definition for each secondary PLL, have a common function which does initialization for both PLLs. And also add proper register definitions.
Reviewed-by: Tom Rini <trini@konsulko.com> Signed-off-by: Lokesh Vutla <lokeshvutla@ti.com>
|
H A D | board.c | diff c321a2362463ce54ae73ef59bee4b620d9f26acf Tue Jul 28 03:46:43 CDT 2015 Lokesh Vutla <lokeshvutla@ti.com> ARM: keystone2: Cleanup PLL init code
There are two types of PLL for all keystone platforms: Main PLL, Secondary PLL. Instead of duplicating the same definition for each secondary PLL, have a common function which does initialization for both PLLs. And also add proper register definitions.
Reviewed-by: Tom Rini <trini@konsulko.com> Signed-off-by: Lokesh Vutla <lokeshvutla@ti.com>
|
/openbmc/u-boot/arch/arm/mach-keystone/ |
H A D | clock.c | diff c321a2362463ce54ae73ef59bee4b620d9f26acf Tue Jul 28 03:46:43 CDT 2015 Lokesh Vutla <lokeshvutla@ti.com> ARM: keystone2: Cleanup PLL init code
There are two types of PLL for all keystone platforms: Main PLL, Secondary PLL. Instead of duplicating the same definition for each secondary PLL, have a common function which does initialization for both PLLs. And also add proper register definitions.
Reviewed-by: Tom Rini <trini@konsulko.com> Signed-off-by: Lokesh Vutla <lokeshvutla@ti.com>
|