Home
last modified time | relevance | path

Searched hist:"7 b9225237049181524be5a8801dde6a6716e1357" (Results 1 – 3 of 3) sorted by relevance

/openbmc/u-boot/board/ti/dra7xx/
H A Dmux_data.hdiff 7b9225237049181524be5a8801dde6a6716e1357 Mon Aug 04 09:12:24 CDT 2014 Lokesh Vutla <lokeshvutla@ti.com> ARM: DRA: Enable VTT regulator

DRA7 evm REV G and later boards uses a vtt regulator for DDR3 termination
and this is controlled by gpio7_11. Configuring gpio7_11.
The pad A22(offset 0x3b4) is used by gpio7_11 on REV G and later boards,
and left unused on previous boards, so it is safe enough to enable gpio
on all DRA7 boards.

Signed-off-by: Lokesh Vutla <lokeshvutla@ti.com>
H A Devm.cdiff 7b9225237049181524be5a8801dde6a6716e1357 Mon Aug 04 09:12:24 CDT 2014 Lokesh Vutla <lokeshvutla@ti.com> ARM: DRA: Enable VTT regulator

DRA7 evm REV G and later boards uses a vtt regulator for DDR3 termination
and this is controlled by gpio7_11. Configuring gpio7_11.
The pad A22(offset 0x3b4) is used by gpio7_11 on REV G and later boards,
and left unused on previous boards, so it is safe enough to enable gpio
on all DRA7 boards.

Signed-off-by: Lokesh Vutla <lokeshvutla@ti.com>
/openbmc/u-boot/include/configs/
H A Ddra7xx_evm.hdiff 7b9225237049181524be5a8801dde6a6716e1357 Mon Aug 04 09:12:24 CDT 2014 Lokesh Vutla <lokeshvutla@ti.com> ARM: DRA: Enable VTT regulator

DRA7 evm REV G and later boards uses a vtt regulator for DDR3 termination
and this is controlled by gpio7_11. Configuring gpio7_11.
The pad A22(offset 0x3b4) is used by gpio7_11 on REV G and later boards,
and left unused on previous boards, so it is safe enough to enable gpio
on all DRA7 boards.

Signed-off-by: Lokesh Vutla <lokeshvutla@ti.com>