Searched hist:"1 e0b21d856d7654ea683e743e964c3b292122081" (Results 1 – 1 of 1) sorted by relevance
/openbmc/qemu/target/sh4/ |
H A D | translate.c | diff 1e0b21d856d7654ea683e743e964c3b292122081 Tue Jul 18 15:02:40 CDT 2017 Richard Henderson <rth@twiddle.net> target/sh4: Merge DREG into fpr64 routines
Also add a debugging assert that we did signal illegal opc for odd double-precision registers.
Reviewed-by: Aurelien Jarno <aurelien@aurel32.net> Signed-off-by: Richard Henderson <rth@twiddle.net> Message-Id: <20170718200255.31647-16-rth@twiddle.net> [aurel32: fix whitespace issues] Signed-off-by: Aurelien Jarno <aurelien@aurel32.net>
|