Home
last modified time | relevance | path

Searched +full:tx1 +full:- +full:1 (Results 1 – 25 of 155) sorted by relevance

1234567

/openbmc/linux/tools/testing/selftests/timers/
H A Dadjtick.c7 * $ gcc adjtick.c -o adjtick -lrt
40 val = -val; in llabs()
66 return end_ns - start_ns; in diff_timespec()
110 eppm = (delta1*MILLION)/delta2 - MILLION; in get_ppm_drift()
118 struct timex tx1; in check_tick_adj() local
120 tx1.modes = ADJ_TICK; in check_tick_adj()
121 tx1.modes |= ADJ_OFFSET; in check_tick_adj()
122 tx1.modes |= ADJ_FREQUENCY; in check_tick_adj()
123 tx1.modes |= ADJ_STATUS; in check_tick_adj()
125 tx1.status = STA_PLL; in check_tick_adj()
[all …]
H A Draw_skew.c9 * $ gcc raw_skew.c -o raw_skew -lrt
36 __x < 0 ? -(-__x >> __s) : __x >> __s; \
42 val = -val; in llabs()
66 return end_ns - start_ns; in diff_timespec()
96 struct timex tx1, tx2; in main() local
102 return -1; in main()
105 tx1.modes = 0; in main()
106 adjtimex(&tx1); in main()
111 if (tx1.offset) in main()
127 eppm = ((delta2-delta1)*NSEC_PER_SEC)/interval; in main()
[all …]
/openbmc/linux/sound/soc/tegra/
H A Dtegra210_ahub.c1 // SPDX-License-Identifier: GPL-2.0-only
3 // tegra210_ahub.c - Tegra210 AHUB driver
5 // Copyright (c) 2020-2024, NVIDIA CORPORATION. All rights reserved.
22 struct soc_enum *e = (struct soc_enum *)kctl->private_value; in tegra_ahub_get_value_enum()
29 for (i = 0; i < ahub->soc_data->reg_count; i++) { in tegra_ahub_get_value_enum()
32 reg = e->reg + (TEGRA210_XBAR_PART1_RX * i); in tegra_ahub_get_value_enum()
34 reg_val &= ahub->soc_data->mask[i]; in tegra_ahub_get_value_enum()
38 (8 * cmpnt->val_bytes * i); in tegra_ahub_get_value_enum()
44 for (i = 0; i < e->items; i++) { in tegra_ahub_get_value_enum()
45 if (bit_pos == e->values[i]) { in tegra_ahub_get_value_enum()
[all …]
/openbmc/linux/Documentation/devicetree/bindings/net/
H A Dti,icssg-prueth.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/net/ti,icssg-prueth.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Md Danish Anwar <danishanwar@ti.com>
13 Ethernet based on the Programmable Real-Time Unit and Industrial
17 - $ref: /schemas/remoteproc/ti,pru-consumer.yaml#
22 - ti,am654-icssg-prueth # for AM65x SoC family
32 dma-names:
34 - const: tx0-0
[all …]
/openbmc/linux/drivers/phy/qualcomm/
H A Dphy-qcom-edp.c1 // SPDX-License-Identifier: GPL-2.0
8 #include <linux/clk-provider.h>
22 #include <dt-bindings/phy/phy.h>
24 #include "phy-qcom-qmp.h"
89 void __iomem *tx1; member
176 const struct qcom_edp_cfg *cfg = edp->cfg; in qcom_edp_phy_init()
180 ret = regulator_bulk_enable(ARRAY_SIZE(edp->supplies), edp->supplies); in qcom_edp_phy_init()
184 ret = clk_bulk_prepare_enable(ARRAY_SIZE(edp->clks), edp->clks); in qcom_edp_phy_init()
190 edp->edp + DP_PHY_PD_CTL); in qcom_edp_phy_init()
193 writel(0x17, edp->pll + QSERDES_V4_COM_BIAS_EN_CLKBUFLR_EN); in qcom_edp_phy_init()
[all …]
/openbmc/linux/Documentation/devicetree/bindings/net/can/
H A Dnxp,sja1000.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Wolfgang Grandegger <wg@grandegger.com>
15 - enum:
16 - nxp,sja1000
17 - technologic,sja1000
18 - items:
19 - enum:
20 - renesas,r9a06g032-sja1000 # RZ/N1D
[all …]
/openbmc/qemu/target/riscv/
H A Dvector_internals.h2 * RISC-V Vector Extension Internals
4 * Copyright (c) 2020 T-Head Semiconductor Co., Ltd. All rights reserved.
25 #include "tcg/tcg-gvec-desc.h"
29 if (env->vstart >= vl) { \
30 env->vstart = 0; \
41 * Note that vector data is stored in host-endian 64-bit chunks,
42 * so addressing units smaller than that needs a host-endian fixup.
49 #define H4(x) ((x) ^ 1)
63 * 1 000 0
64 * 2 001 1
[all …]
/openbmc/linux/Documentation/devicetree/bindings/firmware/
H A Dfsl,scu.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Dong Aisheng <aisheng.dong@nxp.com>
13 The System Controller Firmware (SCFW) is a low-level system function
14 which runs on a dedicated Cortex-M core to provide power, clock, and
17 The AP communicates with the SC using a multi-ported MU module found
26 const: fsl,imx-scu
28 clock-controller:
31 $ref: /schemas/clock/fsl,scu-clk.yaml
[all …]
/openbmc/linux/arch/arm64/boot/dts/freescale/
H A Dimx8-ss-vpu.dtsi1 // SPDX-License-Identifier: GPL-2.0+
8 #address-cells = <1>;
9 #size-cells = <1>;
12 power-domains = <&pd IMX_SC_R_VPU>;
16 compatible = "fsl,imx6sx-mu";
19 #mbox-cells = <2>;
20 power-domains = <&pd IMX_SC_R_VPU_MU_0>;
25 compatible = "fsl,imx6sx-mu";
28 #mbox-cells = <2>;
29 power-domains = <&pd IMX_SC_R_VPU_MU_1>;
[all …]
/openbmc/linux/Documentation/devicetree/bindings/media/
H A Damphion,vpu.yaml1 # SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause)
4 ---
6 $schema: http://devicetree.org/meta-schemas/core.yaml#
11 - Ming Qian <ming.qian@nxp.com>
12 - Shijie Qin <shijie.qin@nxp.com>
14 description: |-
20 pattern: "^vpu@[0-9a-f]+$"
24 - enum:
25 - nxp,imx8qm-vpu
26 - nxp,imx8qxp-vpu
[all …]
/openbmc/linux/drivers/net/ethernet/8390/
H A Dlib8390.c1 // SPDX-License-Identifier: GPL-1.0+
5 Written 1992-94 by Donald Becker.
16 This is the chip-specific code for many 8390-based ethernet adaptors.
17 This is not a complete driver, it must be combined with board-specific
23 you have found something that needs changing. -- PG
36 Paul Gortmaker : update packet statistics for v2.1.x
39 Paul Gortmaker : add kmod support for auto-loading of the 8390
79 /* These are the operational function interfaces to board-specific
88 "page" value uses the 8390's 256-byte pages.
97 #define ei_reset_8390 (ei_local->reset_8390)
[all …]
H A Daxnet_cs.c1 // SPDX-License-Identifier: GPL-1.0+
5 A PCMCIA ethernet driver for Asix AX88190-based cards
7 The Asix AX88190 is a NS8390-derived chipset with a few nasty
14 Copyright (C) 2001 David A. Hinds -- dahinds@users.sourceforge.net
52 #define AXNET_DATAPORT 0x10 /* NatSemi-defined port window offset. */
59 #define AXNET_STOP_PG 0x80 /* Last page +1 of RX ring */
146 dev_dbg(&link->dev, "axnet_attach()\n"); in axnet_probe()
150 return -ENOMEM; in axnet_probe()
153 spin_lock_init(&ei_local->page_lock); in axnet_probe()
156 info->p_dev = link; in axnet_probe()
[all …]
/openbmc/linux/Documentation/driver-api/dmaengine/
H A Dpxa_dma.rst2 PXA/MMP - DMA Slave controller
21 This implies that even if an irq/tasklet is triggered by end of tx1, but
22 at the time of irq/dma tx2 is already finished, tx1->complete() and
23 tx2->complete() should be called.
36 A driver should be able to request a priority, especially the real-time
46 b) Transfer anatomy for a scatter-gather transfer
50 +------------+-----+---------------+----------------+-----------------+
51 | desc-sg[0] | ... | desc-sg[last] | status updater | finisher/linker |
52 +------------+-----+---------------+----------------+-----------------+
54 This structure is pointed by dma->sg_cpu.
[all …]
/openbmc/linux/Documentation/devicetree/bindings/usb/
H A Donnn,nb7vpq904m.yaml1 # SPDX-License-Identifier: GPL-2.0-only OR BSD-2-Clause
3 ---
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
7 title: ON Semiconductor Type-C DisplayPort ALT Mode Linear Redriver
10 - Neil Armstrong <neil.armstrong@linaro.org>
15 - onnn,nb7vpq904m
18 maxItems: 1
20 vcc-supply:
23 enable-gpios: true
25 retimer-switch:
[all …]
/openbmc/linux/Documentation/devicetree/bindings/sound/
H A Dnvidia,tegra210-admaif.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/sound/nvidia,tegra210-admaif.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
17 - Jon Hunter <jonathanh@nvidia.com>
18 - Sameer Pujar <spujar@nvidia.com>
22 pattern: "^admaif@[0-9a-f]*$"
26 - enum:
27 - nvidia,tegra210-admaif
28 - nvidia,tegra186-admaif
[all …]
H A Dnvidia,tegra-audio-graph-card.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/sound/nvidia,tegra-audio-graph-card.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
15 - Jon Hunter <jonathanh@nvidia.com>
16 - Sameer Pujar <spujar@nvidia.com>
19 - $ref: audio-graph.yaml#
24 - nvidia,tegra210-audio-graph-card
25 - nvidia,tegra186-audio-graph-card
30 clock-names:
[all …]
/openbmc/linux/include/sound/
H A Dak4114.h1 /* SPDX-License-Identifier: GPL-2.0-or-later */
18 #define AK4114_REG_RCS1 0x07 /* receiver status 1 */
20 #define AK4114_REG_RXCSB1 0x09 /* RX channel status byte 1 */
25 #define AK4114_REG_TXCSB1 0x0e /* TX channel status byte 1 */
30 #define AK4114_REG_Pc1 0x13 /* burst preamble Pc byte 1 */
32 #define AK4114_REG_Pd1 0x15 /* burst preamble Pd byte 1 */
33 #define AK4114_REG_QSUB_ADDR 0x16 /* Q-subcode address + control */
34 #define AK4114_REG_QSUB_TRACK 0x17 /* Q-subcode track */
35 #define AK4114_REG_QSUB_INDEX 0x18 /* Q-subcode index */
36 #define AK4114_REG_QSUB_MINUTE 0x19 /* Q-subcode minute */
[all …]
/openbmc/linux/sound/firewire/dice/
H A Ddice-alesis.c1 // SPDX-License-Identifier: GPL-2.0
3 * dice-alesis.c - a part of driver for DICE based devices
13 {8, 4, 0}, /* Tx1 = ADAT1. */
19 {16, 4, 0}, /* Tx1 = ADAT1 + ADAT2 (available at low rate). */
36 memcpy(dice->tx_pcm_chs, alesis_io14_tx_pcm_chs, in snd_dice_detect_alesis_formats()
40 memcpy(dice->tx_pcm_chs, alesis_io26_tx_pcm_chs, in snd_dice_detect_alesis_formats()
46 dice->rx_pcm_chs[0][i] = 8; in snd_dice_detect_alesis_formats()
48 dice->tx_midi_ports[0] = 1; in snd_dice_detect_alesis_formats()
49 dice->rx_midi_ports[0] = 1; in snd_dice_detect_alesis_formats()
58 dice->tx_pcm_chs[0][SND_DICE_RATE_MODE_LOW] = 16; in snd_dice_detect_alesis_mastercontrol_formats()
[all …]
/openbmc/linux/sound/soc/codecs/
H A Drk817_codec.c1 // SPDX-License-Identifier: GPL-2.0
33 * I don't have another implementation to compare from the Rockchip sources. Hard-coding for now.
46 if (rk817->mic_in_differential) { in rk817_init()
62 /* Set the PLL pre-divide value (values not documented). */ in rk817_set_component_pll()
74 * 0db~-95db, 0.375db/step, for example:
76 * 0xff: -95dB
79 static const DECLARE_TLV_DB_MINMAX(rk817_vol_tlv, -9500, 0);
83 * 27db~-18db, 3db/step, for example:
84 * 0x0: -18dB
88 static const DECLARE_TLV_DB_MINMAX(rk817_gain_tlv, -1800, 2700);
[all …]
H A Dcs35l41.c1 // SPDX-License-Identifier: GPL-2.0
3 // cs35l41.c -- CS35l41 ALSA SoC audio driver
5 // Copyright 2017-2021 Cirrus Logic, Inc.
23 #include <sound/soc-dapm.h>
165 return -EINVAL; in cs35l41_get_fs_mon_config_index()
169 0, 0, TLV_DB_SCALE_ITEM(TLV_DB_GAIN_MUTE, 0, 1),
170 1, 913, TLV_DB_MINMAX_ITEM(-10200, 1200));
174 SOC_DAPM_SINGLE("Switch", CS35L41_PWR_CTRL3, 20, 1, 0);
177 "Off", ".5ms", "1ms", "2ms", "4ms", "8ms", "15ms", "30ms"
187 struct snd_soc_component *component = snd_soc_dapm_to_component(w->dapm); in cs35l41_dsp_preload_ev()
[all …]
H A Dtwl4030.c1 // SPDX-License-Identifier: GPL-2.0-only
28 #include <linux/mfd/twl4030-audio.h>
35 #define TWL4030_CACHEREGNUM (TWL4030_REG_MISC_SET_2 + 1)
41 unsigned int hs_extmute:1;
67 u8 ctl_cache[TWL4030_REG_PRECKR_CTL - TWL4030_REG_EAR_CTL + 1];
79 twl4030->ctl_cache[i - TWL4030_REG_EAR_CTL] = byte; in tw4030_init_ctl_cache()
89 return -EIO; in twl4030_read()
98 value = twl4030->ctl_cache[reg - TWL4030_REG_EAR_CTL]; in twl4030_read()
116 if (twl4030->earpiece_enabled) in twl4030_can_write_to_chip()
120 if (twl4030->predrivel_enabled) in twl4030_can_write_to_chip()
[all …]
/openbmc/linux/arch/x86/crypto/
H A Dtwofish-x86_64-asm_64-3way.S1 /* SPDX-License-Identifier: GPL-2.0-or-later */
3 * Twofish Cipher 3-way parallel algorithm (x86_64)
10 .file "twofish-x86_64-asm-3way.S"
22 3-way twofish
93 #define g1g2_3(ab, cd, Tx0, Tx1, Tx2, Tx3, Ty0, Ty1, Ty2, Ty3, x, y) \ argument
94 /* G1,1 && G2,1 */ \
95 do16bit_ror(32, mov, xor, Tx0, Tx1, RT0, x ## 0, ab ## 0, x ## 0); \
98 do16bit_ror(32, mov, xor, Tx0, Tx1, RT0, x ## 1, ab ## 1, x ## 1); \
99 do16bit_ror(48, mov, xor, Ty1, Ty2, RT0, y ## 1, ab ## 1, y ## 1); \
101 do16bit_ror(32, mov, xor, Tx0, Tx1, RT0, x ## 2, ab ## 2, x ## 2); \
[all …]
/openbmc/linux/arch/powerpc/boot/dts/
H A Dtqm8xx.dts1 // SPDX-License-Identifier: GPL-2.0-or-later
9 /dts-v1/;
14 #address-cells = <1>;
15 #size-cells = <1>;
25 #address-cells = <1>;
26 #size-cells = <0>;
31 d-cache-line-size = <16>; // 16 bytes
32 i-cache-line-size = <16>; // 16 bytes
33 d-cache-size = <0x1000>; // L1, 4K
34 i-cache-size = <0x1000>; // L1, 4K
[all …]
/openbmc/linux/arch/arm64/boot/dts/rockchip/
H A Drk3588-pinctrl.dtsi1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT)
6 #include <dt-bindings/pinctrl/rockchip.h>
7 #include "rockchip-pinconf.dtsi"
15 /omit-if-no-ref/
16 clk32k_out1: clk32k-out1 {
19 <2 RK_PC5 1 &pcfg_pull_none>;
25 /omit-if-no-ref/
26 eth0_pins: eth0-pins {
29 <2 RK_PC3 1 &pcfg_pull_none>;
35 /omit-if-no-ref/
[all …]
/openbmc/u-boot/drivers/net/
H A Dne2000_base.c2 Ported to U-Boot by Christian Pellegrin <chri@ascensit.com>
16 -------------------------------------------
31 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA.
44 at http://sources.redhat.com/ecos/ecos-license/
45 -------------------------------------------
49 -------------------------------------------
54 -------------------------------------------
62 Date: 2001-06-13
114 base = dp->base; in dp83902a_init()
123 DP_OUT(base, DP_CR, DP_CR_NODMA | DP_CR_PAGE1); /* Select page 1 */ in dp83902a_init()
[all …]

1234567