/openbmc/linux/Documentation/devicetree/bindings/phy/ |
H A D | microchip,sparx5-serdes.yaml | 1 # SPDX-License-Identifier: GPL-2.0-only OR BSD-2-Clause 3 --- 4 $id: http://devicetree.org/schemas/phy/microchip,sparx5-serdes.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 7 title: Microchip Sparx5 Serdes controller 10 - Steen Hegelund <steen.hegelund@microchip.com> 13 The Sparx5 SERDES interfaces share the same basic functionality, but 16 The following list lists the SERDES features: 21 * Rx built-in fault detector (loss-of-lock/loss-of-signal) 22 * Adjustable tx de-emphasis (FFE) [all …]
|
/openbmc/linux/drivers/net/ethernet/microchip/sparx5/ |
H A D | sparx5_netdev.c | 1 // SPDX-License-Identifier: GPL-2.0+ 2 /* Microchip Sparx5 Switch driver 21 /* Max width is 5 bytes - 40 bits. In worst case this will 22 * spread over 6 bytes - 48 bits 33 u32 byte = (35 - (pos / 8)); in __ifh_encode_bitfield() 36 u64 encode = GENMASK_ULL(bit + width - 1, bit) & (value << bit); in __ifh_encode_bitfield() 38 /* The b0-b7 goes into the start IFH byte */ in __ifh_encode_bitfield() 41 /* The b8-b15 goes into the next IFH byte */ in __ifh_encode_bitfield() 43 ifh_hdr[byte - 1] |= (u8)((encode & 0xFF00) >> 8); in __ifh_encode_bitfield() 44 /* The b16-b23 goes into the next IFH byte */ in __ifh_encode_bitfield() [all …]
|
H A D | sparx5_main.c | 1 // SPDX-License-Identifier: GPL-2.0+ 2 /* Microchip Sparx5 Switch driver 6 * The Sparx5 Chip Register Model can be browsed at this location: 7 * https://github.com/microchip-ung/sparx-5_reginfo 33 ((SPX5_BUFFER_MEMORY / SPX5_BUFFER_CELL_SZ - 100) * (fraction) / 100) 40 struct phy *serdes; member 217 static int sparx5_create_targets(struct sparx5 *sparx5) in sparx5_create_targets() argument 228 if (idx == iomap->range) { in sparx5_create_targets() 234 iores[idx] = platform_get_resource(sparx5->pdev, IORESOURCE_MEM, in sparx5_create_targets() 237 dev_err(sparx5->dev, "Invalid resource\n"); in sparx5_create_targets() [all …]
|
H A D | sparx5_port.c | 1 // SPDX-License-Identifier: GPL-2.0+ 2 /* Microchip Sparx5 Switch driver 31 status->an_complete = true; in decode_sgmii_word() 33 status->link = false; in decode_sgmii_word() 39 status->speed = SPEED_10; in decode_sgmii_word() 42 status->speed = SPEED_100; in decode_sgmii_word() 45 status->speed = SPEED_1000; in decode_sgmii_word() 48 status->link = false; in decode_sgmii_word() 52 status->duplex = DUPLEX_FULL; in decode_sgmii_word() 54 status->duplex = DUPLEX_HALF; in decode_sgmii_word() [all …]
|
H A D | sparx5_main.h | 1 /* SPDX-License-Identifier: GPL-2.0+ */ 2 /* Microchip Sparx5 Switch driver 26 SPX5_TARGET_CT_7546 = 0x7546, /* SparX-5-64 Enterprise */ 27 SPX5_TARGET_CT_7549 = 0x7549, /* SparX-5-90 Enterprise */ 28 SPX5_TARGET_CT_7552 = 0x7552, /* SparX-5-128 Enterprise */ 29 SPX5_TARGET_CT_7556 = 0x7556, /* SparX-5-160 Enterprise */ 30 SPX5_TARGET_CT_7558 = 0x7558, /* SparX-5-200 Enterprise */ 31 SPX5_TARGET_CT_7546TSN = 0x47546, /* SparX-5-64i Industrial */ 32 SPX5_TARGET_CT_7549TSN = 0x47549, /* SparX-5-90i Industrial */ 33 SPX5_TARGET_CT_7552TSN = 0x47552, /* SparX-5-128i Industrial */ [all …]
|
/openbmc/linux/drivers/phy/microchip/ |
H A D | Kconfig | 1 # SPDX-License-Identifier: GPL-2.0-only 7 tristate "Microchip Sparx5 SerDes PHY driver" 13 Enable this for support of the 10G/25G SerDes on Microchip Sparx5. 16 tristate "SerDes PHY driver for Microchip LAN966X" 21 Enable this for supporting SerDes muxing with Microchip LAN966X
|
H A D | sparx5_serdes.c | 1 // SPDX-License-Identifier: GPL-2.0-or-later 2 /* Microchip Sparx5 Switch SerDes driver 6 * The Sparx5 Chip Register Model can be browsed at this location: 7 * https://github.com/microchip-ung/sparx-5_reginfo 9 …* https://ww1.microchip.com/downloads/en/DeviceDoc/SparX-5_Family_L2L3_Enterprise_10G_Ethernet_Swi… 104 u8 if_width; /* UDL if-width: 10/16/20/32/64 */ 106 enum sparx5_10g28cmu_mode cmu_sel; /* Device/Mode serdes uses */ 107 bool no_pwrcycle:1; /* Omit initial power-cycle */ 236 enum sparx5_10g28cmu_mode cmu_sel; /* Device/Mode serdes uses */ 246 bool no_pwrcycle:1; /* Omit initial power-cycle */ [all …]
|
H A D | sparx5_serdes.h | 1 /* SPDX-License-Identifier: GPL-2.0+ 2 * Microchip Sparx5 SerDes driver 85 sdx5_addr(priv->regs, id, tinst, tcnt, in sdx5_rmw() 120 return priv->regs[id + tinst]; in sdx5_inst_get()
|
H A D | sparx5_serdes_regs.h | 1 /* SPDX-License-Identifier: GPL-2.0+ 2 * Microchip Sparx5 SerDes driver 7 /* This file is autogenerated by cml-utils 2020-11-16 13:11:27 +0100.
|
/openbmc/linux/Documentation/devicetree/bindings/net/ |
H A D | microchip,sparx5-switch.yaml | 1 # SPDX-License-Identifier: GPL-2.0-only OR BSD-2-Clause 3 --- 4 $id: http://devicetree.org/schemas/net/microchip,sparx5-switch.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 7 title: Microchip Sparx5 Ethernet switch controller 10 - Steen Hegelund <steen.hegelund@microchip.com> 11 - Lars Povlsen <lars.povlsen@microchip.com> 14 The SparX-5 Enterprise Ethernet switch family provides a rich set of 15 Enterprise switching features such as advanced TCAM-based VLAN and 17 security through TCAM-based frame processing using versatile content [all …]
|
/openbmc/linux/arch/arm64/boot/dts/microchip/ |
H A D | sparx5.dtsi | 1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT) 6 #include <dt-bindings/gpio/gpio.h> 7 #include <dt-bindings/interrupt-controller/arm-gic.h> 8 #include <dt-bindings/clock/microchip,sparx5.h> 11 compatible = "microchip,sparx5"; 12 interrupt-parent = <&gic>; 13 #address-cells = <2>; 14 #size-cells = <1>; 23 stdout-path = "serial0:115200n8"; 27 #address-cells = <1>; [all …]
|
/openbmc/linux/arch/arm/boot/dts/microchip/ |
H A D | lan966x.dtsi | 1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT) 3 * lan966x.dtsi - Device Tree Include file for Microchip LAN966 family SoC 11 #include <dt-bindings/interrupt-controller/irq.h> 12 #include <dt-bindings/interrupt-controller/arm-gic.h> 13 #include <dt-bindings/mfd/atmel-flexcom.h> 14 #include <dt-bindings/dma/at91.h> 15 #include <dt-bindings/gpio/gpio.h> 16 #include <dt-bindings/clock/microchip,lan966x.h> 21 interrupt-parent = <&gic>; 22 #address-cells = <1>; [all …]
|
/openbmc/linux/ |
H A D | MAINTAINERS | 5 --------------------------------------------------- 21 W: *Web-page* with status/info 23 B: URI for where to file *bugs*. A web-page with detailed bug 28 patches to the given subsystem. This is either an in-tree file, 29 or a URI. See Documentation/maintainer/maintainer-entry-profile.rst 46 N: [^a-z]tegra all files whose path contains tegra 64 ---------------- 83 3WARE SAS/SATA-RAID SCSI DRIVERS (3W-XXXX, 3W-9XXX, 3W-SAS) 85 L: linux-scsi@vger.kernel.org 88 F: drivers/scsi/3w-* [all …]
|
H A D | opengrok0.0.log | 1 2024-12-28 20:09:05.996-0600 FINEST t1171 PendingFileCompleter.doRename: Moved pending as file: '/opengrok/data/xref/openbmc/linux/drivers/staging/media/av7110/video-continue.rst.gz' 2 2024-12-28 20:09:05.942-0600 FINEST t1149 PendingFileCompleter.doRename: Moved pending as file: '/opengrok/data/xref/openbmc/u-boot/arch/sh/config.mk.gz' 3 2024-12-2 [all...] |
H A D | opengrok1.0.log | 1 2024-12-28 20:07:11.902-0600 FINER t583 IndexDatabase.createAnnotationCache: failed to create annotation: repository {dir='/opengrok/src/openbmc/linux',type=git,historyCache=on,renamed=false,merge=true,annotationCache=off} does not allow to create annotation cache for '/opengrok/src/openbmc/linux/drivers/net/ethernet/marvell/mvpp2/mvpp2_prs.c' 2 2024-12-28 20:07:11.913-0600 FINEST t583 Statistics.logIt: Added: '/openbmc/linux/drivers/net/ethernet/marvell/mvpp2/mvpp2_prs.c' (CAnalyzer) (took 116 ms) 3 2024-12-28 20:07:11.899-0600 FINER t593 IndexDatabase.createAnnotationCache: failed to create annotation: repository {dir='/opengrok/src/openbmc/linux',type=git,historyCache=on,renamed=false,merge=true,annotationCache=off} does not allow to create annotation cache for '/opengrok/src/openbmc/linux/tools/testing/selftests/powerpc/tm/tm-signa [all...] |
H A D | opengrok2.0.log | 1 2024-12-28 20:05:26.116-0600 FINEST t586 Statistics.logIt: Added: '/openbmc/linux/tools/testing/selftests/drivers/net/mlxsw/rtnetlink.sh' (ShAnalyzer) (took 79 ms) 2 2024-12-28 20:05:26.112-0600 FINER t592 IndexDatabase.createAnnotationCache: failed to create annotation: repository {dir='/opengrok/src/openbmc/qemu',type=git,historyCache=on,renamed=false,merge=true,annotationCache=off} does not allow to create annotation cache for '/opengrok/src/openbmc/qemu/chardev/spice.c' 3 2024-12-28 20:05:26.116-0600 FINEST t592 Statistics.logIt: Added: '/openbmc/qemu/chardev/spice.c' (CAnalyzer) (took 33 ms) 4 2024-1 [all...] |
/openbmc/ |
D | opengrok1.0.log | 1 2025-01-26 03:00:41.769-0600 FINE t1 Executor.registerErrorHandler: Installing default uncaught exception handler 2 2025-01-26 03:00:41.868-0600 INFO t1 Indexer.parseOptions: Indexer options: [-c, /usr/local/bin/ctags, -T, 12, -s, /opengrok/src, - [all...] |
D | opengrok2.0.log | 1 2025-01-25 03:00:36.940-0600 FINE t1 Executor.registerErrorHandler: Installing default uncaught exception handler 2 2025-01-25 03:00:37.059-0600 INFO t1 Indexer.parseOptions: Indexer options: [-c, /usr/local/bin/ctags, -T, 12, -s, /opengrok/src, - [all...] |