Home
last modified time | relevance | path

Searched full:sdm845 (Results 1 – 25 of 188) sorted by relevance

12345678

/openbmc/linux/arch/arm64/boot/dts/qcom/
H A Dsdm845-lg-judyp.dts3 * SDM845 LG V35 (judyp) device tree.
10 #include "sdm845-lg-common.dtsi"
14 compatible = "lg,judyp", "qcom,sdm845";
29 firmware-name = "qcom/sdm845/judyp/adsp.mbn";
33 firmware-name = "qcom/sdm845/judyp/cdsp.mbn";
38 firmware-name = "qcom/sdm845/judyp/a630_zap.mbn";
43 firmware-name = "qcom/sdm845/judyp/mba.mbn", "qcom/sdm845/judyp/modem.mbn";
H A Dsdm845-lg-judyln.dts3 * SDM845 LG G7 (judyln) device tree.
10 #include "sdm845-lg-common.dtsi"
14 compatible = "lg,judyln", "qcom,sdm845";
43 firmware-name = "qcom/sdm845/judyln/adsp.mbn";
47 firmware-name = "qcom/sdm845/judyln/cdsp.mbn";
52 firmware-name = "qcom/sdm845/judyln/a630_zap.mbn";
57 firmware-name = "qcom/sdm845/judyln/mba.mbn", "qcom/sdm845/judyln/modem.mbn";
H A DMakefile170 dtb-$(CONFIG_ARCH_QCOM) += sdm845-cheza-r1.dtb
171 dtb-$(CONFIG_ARCH_QCOM) += sdm845-cheza-r2.dtb
172 dtb-$(CONFIG_ARCH_QCOM) += sdm845-cheza-r3.dtb
173 dtb-$(CONFIG_ARCH_QCOM) += sdm845-db845c.dtb
175 sdm845-db845c-navigation-mezzanine-dtbs := sdm845-db845c.dtb sdm845-db845c-navigation-mezzanine.dtbo
177 dtb-$(CONFIG_ARCH_QCOM) += sdm845-db845c-navigation-mezzanine.dtb
178 dtb-$(CONFIG_ARCH_QCOM) += sdm845-lg-judyln.dtb
179 dtb-$(CONFIG_ARCH_QCOM) += sdm845-lg-judyp.dtb
180 dtb-$(CONFIG_ARCH_QCOM) += sdm845-mtp.dtb
181 dtb-$(CONFIG_ARCH_QCOM) += sdm845-oneplus-enchilada.dtb
[all …]
H A Dsdm845-cheza-r1.dts10 #include "sdm845-cheza.dtsi"
14 compatible = "google,cheza-rev1", "qcom,sdm845";
17 * FIXED REGULATORS (not in sdm845-cheza.dtsi) - parents above children
52 /* FIXED REGULATOR OVERRIDES (modifications to sdm845-cheza.dtsi) */
82 * (modifications to sdm845-cheza.dtsi) - alphabetized by dtsi label
H A Dsdm845-cheza-r2.dts10 #include "sdm845-cheza.dtsi"
14 compatible = "google,cheza-rev2", "qcom,sdm845";
17 * FIXED REGULATORS (not in sdm845-cheza.dtsi) - parents above children
52 /* FIXED REGULATOR OVERRIDES (modifications to sdm845-cheza.dtsi) */
82 * (modifications to sdm845-cheza.dtsi) - alphabetized by dtsi label
H A Dsdm845-xiaomi-beryllium-common.dtsi10 #include "sdm845.dtsi"
11 #include "sdm845-wcd9340.dtsi"
16 * Delete following upstream (sdm845.dtsi) reserved
138 firmware-name = "qcom/sdm845/beryllium/adsp.mbn";
231 firmware-name = "qcom/sdm845/beryllium/cdsp.mbn";
251 firmware-name = "qcom/sdm845/beryllium/a630_zap.mbn";
311 firmware-name = "qcom/sdm845/beryllium/mba.mbn", "qcom/sdm845/beryllium/modem.mbn";
317 firmware-name = "qcom/sdm845/beryllium/ipa_fws.mbn";
403 compatible = "qcom,db845c-sndcard", "qcom,sdm845-sndcard";
558 firmware-name = "qcom/sdm845/beryllium/venus.mbn";
/openbmc/linux/Documentation/devicetree/bindings/interconnect/
H A Dqcom,rpmh.yaml58 - qcom,sdm845-aggre1-noc
59 - qcom,sdm845-aggre2-noc
60 - qcom,sdm845-config-noc
61 - qcom,sdm845-dc-noc
62 - qcom,sdm845-gladiator-noc
63 - qcom,sdm845-mem-noc
64 - qcom,sdm845-mmss-noc
65 - qcom,sdm845-system-noc
126 #include <dt-bindings/interconnect/qcom,sdm845.h>
129 compatible = "qcom,sdm845-mem-noc";
[all …]
H A Dqcom,msm8998-bwmon.yaml16 Certain SoCs might have more than one Bandwidth Monitors, for example on SDM845::
31 - qcom,sdm845-cpu-bwmon
35 - const: qcom,sdm845-bwmon # BWMON v4, unified register space
45 - const: qcom,sdm845-llcc-bwmon # BWMON v5
101 #include <dt-bindings/interconnect/qcom,sdm845.h>
105 compatible = "qcom,sdm845-cpu-bwmon", "qcom,sdm845-bwmon";
/openbmc/linux/Documentation/devicetree/bindings/clock/
H A Dqcom,gcc-sdm845.yaml4 $id: http://devicetree.org/schemas/clock/qcom,gcc-sdm845.yaml#
7 title: Qualcomm Global Clock & Reset Controller on SDM670 and SDM845
15 domains on SDM670 and SDM845
17 See also:: include/dt-bindings/clock/qcom,gcc-sdm845.h
23 - qcom,gcc-sdm845
63 const: qcom,gcc-sdm845
84 # Example for GCC for SDM845:
88 compatible = "qcom,gcc-sdm845";
H A Dqcom,sdm845-dispcc.yaml4 $id: http://devicetree.org/schemas/clock/qcom,sdm845-dispcc.yaml#
7 title: Qualcomm Display Clock & Reset Controller on SDM845
14 domains on SDM845.
16 See also:: include/dt-bindings/clock/qcom,dispcc-sdm845.h
20 const: qcom,sdm845-dispcc
22 # NOTE: sdm845.dtsi existed for quite some time and specified no clocks.
74 #include <dt-bindings/clock/qcom,gcc-sdm845.h>
77 compatible = "qcom,sdm845-dispcc";
H A Dqcom,sdm845-lpasscc.yaml4 $id: http://devicetree.org/schemas/clock/qcom,sdm845-lpasscc.yaml#
7 title: Qualcomm SDM845 LPASS Clock Controller
13 Qualcomm SDM845 LPASS (Low Power Audio SubSystem) Clock Controller.
15 See also:: include/dt-bindings/clock/qcom,lpass-sdm845.h
19 const: qcom,sdm845-lpasscc
43 compatible = "qcom,sdm845-lpasscc";
H A Dqcom,sdm845-camcc.yaml4 $id: http://devicetree.org/schemas/clock/qcom,sdm845-camcc.yaml#
7 title: Qualcomm Camera Clock & Reset Controller on SDM845
14 domains on SDM845.
20 const: qcom,sdm845-camcc
57 compatible = "qcom,sdm845-camcc";
H A Dqcom,gpucc.yaml17 include/dt-bindings/clock/qcom,gpucc-sdm845.h
30 - qcom,sdm845-gpucc
81 #include <dt-bindings/clock/qcom,gcc-sdm845.h>
84 compatible = "qcom,sdm845-gpucc";
H A Dqcom,videocc.yaml19 include/dt-bindings/clock/qcom,videocc-sdm845.h
28 - qcom,sdm845-videocc
77 - qcom,sdm845-videocc
129 compatible = "qcom,sdm845-videocc";
/openbmc/linux/Documentation/devicetree/bindings/display/msm/
H A Dqcom,sdm845-mdss.yaml4 $id: http://devicetree.org/schemas/display/msm/qcom,sdm845-mdss.yaml#
7 title: Qualcomm SDM845 Display MDSS
15 bindings of MDSS are mentioned for SDM845 target.
21 const: qcom,sdm845-mdss
47 const: qcom,sdm845-dpu
53 const: qcom,sdm845-dp
60 - const: qcom,sdm845-dsi-ctrl
76 #include <dt-bindings/clock/qcom,dispcc-sdm845.h>
77 #include <dt-bindings/clock/qcom,gcc-sdm845.h>
85 compatible = "qcom,sdm845-mdss";
[all …]
H A Dqcom,sdm845-dpu.yaml4 $id: http://devicetree.org/schemas/display/msm/qcom,sdm845-dpu.yaml#
7 title: Qualcomm Display DPU on SDM845
16 const: qcom,sdm845-dpu
55 #include <dt-bindings/clock/qcom,dispcc-sdm845.h>
56 #include <dt-bindings/clock/qcom,gcc-sdm845.h>
60 compatible = "qcom,sdm845-dpu";
/openbmc/linux/Documentation/devicetree/bindings/remoteproc/
H A Dqcom,adsp.yaml27 - qcom,sdm845-adsp-pas
28 - qcom,sdm845-cdsp-pas
29 - qcom,sdm845-slpi-pas
70 - qcom,sdm845-adsp-pas
71 - qcom,sdm845-cdsp-pas
72 - qcom,sdm845-slpi-pas
112 - qcom,sdm845-adsp-pas
113 - qcom,sdm845-cdsp-pas
114 - qcom,sdm845-slpi-pas
172 - qcom,sdm845-slpi-pas
H A Dqcom,sdm845-adsp-pil.yaml4 $id: http://devicetree.org/schemas/remoteproc/qcom,sdm845-adsp-pil.yaml#
7 title: Qualcomm SDM845 ADSP Peripheral Image Loader
19 - qcom,sdm845-adsp-pil
118 #include <dt-bindings/clock/qcom,gcc-sdm845.h>
119 #include <dt-bindings/clock/qcom,lpass-sdm845.h>
121 #include <dt-bindings/reset/qcom,sdm845-pdc.h>
122 #include <dt-bindings/reset/qcom,sdm845-aoss.h>
124 compatible = "qcom,sdm845-adsp-pil";
H A Dqcom,msm8996-mss-pil.yaml23 - qcom,sdm845-mss-pil
70 - description: MSS power domain (only valid for qcom,sdm845-mss-pil)
77 - const: mss # only valid for qcom,sdm845-mss-pil
86 - description: PDC reset (only valid for qcom,sdm845-mss-pil)
92 - const: pdc_reset # only valid for qcom,sdm845-mss-pil
279 const: qcom,sdm845-mss-pil
339 #include <dt-bindings/clock/qcom,gcc-sdm845.h>
343 #include <dt-bindings/reset/qcom,sdm845-aoss.h>
344 #include <dt-bindings/reset/qcom,sdm845-pdc.h>
347 compatible = "qcom,sdm845-mss-pil";
/openbmc/linux/Documentation/devicetree/bindings/pinctrl/
H A Dqcom,sdm845-pinctrl.yaml4 $id: http://devicetree.org/schemas/pinctrl/qcom,sdm845-pinctrl.yaml#
7 title: Qualcomm SDM845 TLMM pin controller
14 Top Level Mode Multiplexer pin controller in Qualcomm SDM845 SoC.
21 const: qcom,sdm845-pinctrl
47 - $ref: "#/$defs/qcom-sdm845-tlmm-state"
50 $ref: "#/$defs/qcom-sdm845-tlmm-state"
58 qcom-sdm845-tlmm-state:
121 compatible = "qcom,sdm845-pinctrl";
/openbmc/linux/Documentation/devicetree/bindings/reset/
H A Dqcom,aoss-reset.yaml22 - const: "qcom,sdm845-aoss-cc"
27 - const: "qcom,sdm845-aoss-cc"
29 - description: on SDM845 SoCs the following compatibles must be specified
31 - const: "qcom,sdm845-aoss-cc"
49 compatible = "qcom,sdm845-aoss-cc";
H A Dqcom,pdc-global.yaml22 - const: "qcom,sdm845-pdc-global"
28 - description: on SDM845 SoCs the following compatibles must be specified
30 - const: "qcom,sdm845-pdc-global"
48 compatible = "qcom,sdm845-pdc-global";
/openbmc/linux/Documentation/devicetree/bindings/media/
H A Dqcom,sdm845-venus-v2.yaml4 $id: http://devicetree.org/schemas/media/qcom,sdm845-venus-v2.yaml#
7 title: Qualcomm SDM845 Venus v2 video encode and decode accelerators
21 const: qcom,sdm845-venus-v2
91 #include <dt-bindings/clock/qcom,videocc-sdm845.h>
94 compatible = "qcom,sdm845-venus-v2";
H A Dqcom,sdm845-venus.yaml4 $id: http://devicetree.org/schemas/media/qcom,sdm845-venus.yaml#
7 title: Qualcomm SDM845 Venus video encode and decode accelerators
21 const: qcom,sdm845-venus
101 #include <dt-bindings/clock/qcom,videocc-sdm845.h>
104 compatible = "qcom,sdm845-venus";
/openbmc/linux/Documentation/devicetree/bindings/regulator/
H A Dqcom,sdm845-refgen-regulator.yaml4 $id: http://devicetree.org/schemas/regulator/qcom,sdm845-refgen-regulator.yaml#
27 - const: qcom,sdm845-refgen-regulator
39 - qcom,sdm845-refgen-regulator

12345678