Home
last modified time | relevance | path

Searched +full:reference +full:- +full:div2 +full:- +full:enable (Results 1 – 11 of 11) sorted by relevance

/openbmc/linux/Documentation/devicetree/bindings/iio/frequency/
H A Dadi,adf4350.yaml1 # SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause)
3 ---
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Michael Hennerich <michael.hennerich@analog.com>
15 - adi,adf4350
16 - adi,adf4351
21 spi-max-frequency:
26 description: Clock to provide CLKIN reference clock signal.
28 clock-names:
35 adi,channel-spacing:
[all …]
/openbmc/linux/drivers/gpu/drm/i915/display/
H A Dintel_dpll_mgr.c2 * Copyright © 2006-2016 Intel Corporation
44 * per-pipe or per-encoder dedicated PLLs, others allow the use of any PLL
66 void (*enable)(struct drm_i915_private *i915, member
121 for (i = 0; i < dev_priv->display.dpll.num_shared_dpll; i++) { in intel_atomic_duplicate_dpll_state()
122 struct intel_shared_dpll *pll = &dev_priv->display.dpll.shared_dplls[i]; in intel_atomic_duplicate_dpll_state()
124 shared_dpll[i] = pll->state; in intel_atomic_duplicate_dpll_state()
133 drm_WARN_ON(s->dev, !drm_modeset_is_locked(&s->dev->mode_config.connection_mutex)); in intel_atomic_get_shared_dpll_state()
135 if (!state->dpll_set) { in intel_atomic_get_shared_dpll_state()
136 state->dpll_set = true; in intel_atomic_get_shared_dpll_state()
138 intel_atomic_duplicate_dpll_state(to_i915(s->dev), in intel_atomic_get_shared_dpll_state()
[all …]
/openbmc/linux/drivers/thermal/tegra/
H A Dtegra30-tsensor.c1 // SPDX-License-Identifier: GPL-2.0
9 * Copyright (C) 2021 GRATE-DRIVER project
95 err = reset_control_assert(ts->rst); in tegra_tsensor_hw_enable()
97 dev_err(ts->dev, "failed to assert hardware reset: %d\n", err); in tegra_tsensor_hw_enable()
101 err = clk_prepare_enable(ts->clk); in tegra_tsensor_hw_enable()
103 dev_err(ts->dev, "failed to enable clock: %d\n", err); in tegra_tsensor_hw_enable()
109 err = reset_control_deassert(ts->rst); in tegra_tsensor_hw_enable()
111 dev_err(ts->dev, "failed to deassert hardware reset: %d\n", err); in tegra_tsensor_hw_enable()
119 * M: number of reference clock pulses after which every in tegra_tsensor_hw_enable()
122 * N: number of reference clock counts for which the counter runs in tegra_tsensor_hw_enable()
[all …]
/openbmc/linux/drivers/iio/frequency/
H A Dadf4350.c1 // SPDX-License-Identifier: GPL-2.0-only
5 * Copyright 2012-2013 Analog Devices Inc.
77 for (i = ADF4350_REG5; i >= ADF4350_REG0; i--) { in adf4350_sync_config()
78 if ((st->regs_hw[i] != st->regs[i]) || in adf4350_sync_config()
87 st->val = cpu_to_be32(st->regs[i] | i); in adf4350_sync_config()
88 ret = spi_write(st->spi, &st->val, 4); in adf4350_sync_config()
91 st->regs_hw[i] = st->regs[i]; in adf4350_sync_config()
92 dev_dbg(&st->spi->dev, "[%d] 0x%X\n", in adf4350_sync_config()
93 i, (u32)st->regs[i] | i); in adf4350_sync_config()
107 return -EINVAL; in adf4350_reg_access()
[all …]
/openbmc/linux/drivers/video/fbdev/
H A Dcyber2000fb.c1 // SPDX-License-Identifier: GPL-2.0-only
5 * Copyright (C) 1998-2002 Russell King
49 #include <linux/i2c-algo-bit.h>
52 #include <asm/mach-types.h>
109 #define cyber2000fb_writel(val, reg, cfb) writel(val, (cfb)->regs + (reg))
110 #define cyber2000fb_writew(val, reg, cfb) writew(val, (cfb)->regs + (reg))
111 #define cyber2000fb_writeb(val, reg, cfb) writeb(val, (cfb)->regs + (reg))
113 #define cyber2000fb_readb(reg, cfb) readb((cfb)->regs + (reg))
149 /* -------------------- Hardware specific routines ------------------------- */
160 if (!(cfb->fb.var.accel_flags & FB_ACCELF_TEXT)) { in cyber2000fb_fillrect()
[all …]
H A Damifb.c2 * linux/drivers/video/amifb.c -- Amiga builtin chipset frame buffer device
4 * Copyright (C) 1995-2003 Geert Uytterhoeven
30 * - 24 Jul 96: Copper generates now vblank interrupt and
32 * - 14 Jul 96: Rework and hopefully last ECS bugs fixed
33 * - 7 Mar 96: Hardware sprite support by Roman Zippel
34 * - 18 Feb 96: OCS and ECS support by Roman Zippel
36 * - 2 Dec 95: AGA version by Geert Uytterhoeven
107 ---------------------
111 +----------+---------------------------------------------+----------+-------+
115 +----------###############################################----------+-------+
[all …]
/openbmc/u-boot/arch/arm/mach-omap2/am33xx/
H A Dclock_am33xx.c1 // SPDX-License-Identifier: GPL-2.0+
7 * Copyright (C) 2013, Texas Instruments, Incorporated - http://www.ti.com/
62 CONFIG_SYS_MPUCLK, OSC-1, 1, -1, -1, -1, -1};
64 1000, OSC-1, -1, -1, 10, 8, 4};
68 {125, 3, 2, -1, -1, -1, -1}, /* OPP 50 */
69 {-1, -1, -1, -1, -1, -1, -1}, /* OPP RESERVED */
70 {125, 3, 1, -1, -1, -1, -1}, /* OPP 100 */
71 {150, 3, 1, -1, -1, -1, -1}, /* OPP 120 */
72 {125, 2, 1, -1, -1, -1, -1}, /* OPP TB */
73 {625, 11, 1, -1, -1, -1, -1} /* OPP NT */
[all …]
/openbmc/linux/drivers/media/dvb-frontends/
H A Dstb0899_algo.c1 // SPDX-License-Identifier: GPL-2.0-or-later
50 struct stb0899_internal *internal = &state->internal;
55 return stb0899_calc_srate(internal->master_clk, sfr);
71 dprintk(state->verbose, FE_DEBUG, 1, "-->"); in stb0899_set_srate()
122 struct stb0899_internal *internal = &state->internal; in stb0899_carr_width()
124 return (internal->srate + (internal->srate * internal->rolloff) / 100); in stb0899_carr_width()
133 struct stb0899_internal *internal = &state->internal; in stb0899_first_subrange()
134 struct stb0899_params *params = &state->params; in stb0899_first_subrange()
135 struct stb0899_config *config = state->config; in stb0899_first_subrange()
140 if (config->tuner_get_bandwidth) { in stb0899_first_subrange()
[all …]
/openbmc/linux/include/dt-bindings/clock/
H A Dtegra234-clock.h1 /* SPDX-License-Identifier: GPL-2.0 */
2 /* Copyright (c) 2018-2022, NVIDIA CORPORATION. All rights reserved. */
294 /** @brief controls MPHY_FORCE_LS_MODE upon enable & disable */
458 /** @brief PLLC4 VCO followed by DIV2 path */
842 /** @brief VPLL0 reference clock */
848 /** @brief NVDISPLAY_P0_CLK reference select */
890 /** @brief output of fixed (DIV2) MC HUB divider */
/openbmc/linux/drivers/comedi/drivers/
H A Dni_labpc_common.c1 // SPDX-License-Identifier: GPL-2.0+
7 * Copyright (C) 2001-2003 Frank Mori Hess <fmhess@users.sourceforge.net>
83 return inb(dev->iobase + reg); in labpc_inb()
89 outb(byte, dev->iobase + reg); in labpc_outb()
94 return readb(dev->mmio + reg); in labpc_readb()
100 writeb(byte, dev->mmio + reg); in labpc_writeb()
105 struct labpc_private *devpriv = dev->private; in labpc_cancel()
108 spin_lock_irqsave(&dev->spinlock, flags); in labpc_cancel()
109 devpriv->cmd2 &= ~(CMD2_SWTRIG | CMD2_HWTRIG | CMD2_PRETRIG); in labpc_cancel()
110 devpriv->write_byte(dev, devpriv->cmd2, CMD2_REG); in labpc_cancel()
[all …]
/openbmc/linux/drivers/clk/
H A Dclk-stm32mp1.c1 // SPDX-License-Identifier: GPL-2.0
3 * Copyright (C) STMicroelectronics 2018 - All Rights Reserved
9 #include <linux/clk-provider.h>
17 #include <linux/reset-controller.h>
21 #include <dt-bindings/clock/stm32mp1-clks.h>
167 "ck_hse", "pll4_r", "clk-hse-div2"
393 struct gate_cfg *gate_cfg = cfg->cfg; in _clk_hw_register_gate()
396 cfg->name, in _clk_hw_register_gate()
397 cfg->parent_name, in _clk_hw_register_gate()
398 cfg->flags, in _clk_hw_register_gate()
[all …]