/openbmc/linux/Documentation/devicetree/bindings/phy/ |
H A D | qcom,qusb2-phy.yaml | 1 # SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause) 4 --- 5 $id: http://devicetree.org/schemas/phy/qcom,qusb2-phy.yaml# 6 $schema: http://devicetree.org/meta-schemas/core.yaml# 11 - Wesley Cheng <quic_wcheng@quicinc.com> 19 - items: 20 - enum: 21 - qcom,ipq6018-qusb2-phy 22 - qcom,ipq8074-qusb2-phy 23 - qcom,ipq9574-qusb2-phy [all …]
|
/openbmc/linux/include/dt-bindings/phy/ |
H A D | phy-qcom-qusb2.h | 1 /* SPDX-License-Identifier: GPL-2.0 */ 27 /* PHY PREEMPHASIS bit values */ 33 /* PHY PREEMPHASIS-WIDTH bit values */
|
/openbmc/linux/drivers/phy/qualcomm/ |
H A D | phy-qcom-qusb2.c | 1 // SPDX-License-Identifier: GPL-2.0 13 #include <linux/nvmem-consumer.h> 22 #include <dt-bindings/phy/phy-qcom-qusb2.h> 105 * if yes, then offset gives index in the reg-layout 123 /* set of registers with offsets different per-PHY */ 294 /* true if PHY default clk scheme is single-ended */ 373 "vdd", "vdda-pll", "vdda-phy-dpdm", 378 /* struct override_param - structure holding qusb2 v2 phy overriding param 387 /*struct override_params - structure holding qusb2 v2 phy overriding params 390 * @preemphasis: Amplitude Pre-Emphasis to be updated in TUNE1 register [all …]
|
/openbmc/linux/arch/arm64/boot/dts/qcom/ |
H A D | sdm845-samsung-starqltechn.dts | 1 // SPDX-License-Identifier: GPL-2.0 3 * SDM845 Samsung S9 (SM-G9600) (starqltechn / star2qltechn) common device tree source 8 /dts-v1/; 10 #include <dt-bindings/gpio/gpio.h> 11 #include <dt-bindings/regulator/qcom,rpmh-regulator.h> 15 chassis-type = "handset"; 16 model = "Samsung Galaxy S9 SM-G9600"; 20 #address-cells = <2>; 21 #size-cells = <2>; 24 compatible = "simple-framebuffer"; [all …]
|
H A D | sdm845-xiaomi-beryllium-common.dtsi | 1 // SPDX-License-Identifier: GPL-2.0 3 /dts-v1/; 5 #include <dt-bindings/leds/common.h> 6 #include <dt-bindings/pinctrl/qcom,pmic-gpio.h> 7 #include <dt-bindings/regulator/qcom,rpmh-regulator.h> 8 #include <dt-bindings/sound/qcom,q6afe.h> 9 #include <dt-bindings/sound/qcom,q6asm.h> 11 #include "sdm845-wcd9340.dtsi" 19 /delete-node/ &tz_mem; 20 /delete-node/ &adsp_mem; [all …]
|
H A D | sc7180-idp.dts | 1 // SPDX-License-Identifier: BSD-3-Clause 8 /dts-v1/; 10 #include <dt-bindings/gpio/gpio.h> 11 #include <dt-bindings/regulator/qcom,rpmh-regulator.h> 12 #include <dt-bindings/pinctrl/qcom,pmic-gpio.h> 14 #include "sc7180-firmware-tfa.dtsi" 20 compatible = "qcom,sc7180-idp", "qcom,sc7180"; 30 stdout-path = "serial0:115200n8"; 42 /delete-node/ &hyp_mem; 43 /delete-node/ &xbl_mem; [all …]
|
H A D | sdm850-samsung-w737.dts | 1 // SPDX-License-Identifier: BSD-3-Clause 8 /dts-v1/; 10 #include <dt-bindings/pinctrl/qcom,pmic-gpio.h> 11 #include <dt-bindings/input/gpio-keys.h> 12 #include <dt-bindings/input/input.h> 13 #include <dt-bindings/regulator/qcom,rpmh-regulator.h> 14 #include <dt-bindings/sound/qcom,q6afe.h> 15 #include <dt-bindings/sound/qcom,q6asm.h> 17 #include "sdm845-wcd9340.dtsi" 24 /delete-node/ &qseecom_mem; [all …]
|
H A D | sdm845-lg-common.dtsi | 1 // SPDX-License-Identifier: GPL-2.0 8 #include <dt-bindings/gpio/gpio.h> 9 #include <dt-bindings/pinctrl/qcom,pmic-gpio.h> 10 #include <dt-bindings/regulator/qcom,rpmh-regulator.h> 16 /delete-node/ &adsp_mem; 17 /delete-node/ &cdsp_mem; 18 /delete-node/ &gpu_mem; 19 /delete-node/ &ipa_fw_mem; 20 /delete-node/ &mba_region; 21 /delete-node/ &mpss_region; [all …]
|
H A D | sdm845-mtp.dts | 1 // SPDX-License-Identifier: GPL-2.0 8 /dts-v1/; 10 #include <dt-bindings/regulator/qcom,rpmh-regulator.h> 17 compatible = "qcom,sdm845-mtp", "qcom,sdm845"; 18 chassis-type = "handset"; 25 stdout-path = "serial0:115200n8"; 28 vph_pwr: vph-pwr-regulator { 29 compatible = "regulator-fixed"; 30 regulator-name = "vph_pwr"; 31 regulator-min-microvolt = <3700000>; [all …]
|
H A D | sdm845-xiaomi-polaris.dts | 1 // SPDX-License-Identifier: BSD-3-Clause 7 /dts-v1/; 9 #include <dt-bindings/gpio/gpio.h> 10 #include <dt-bindings/pinctrl/qcom,pmic-gpio.h> 11 #include <dt-bindings/regulator/qcom,rpmh-regulator.h> 12 #include <dt-bindings/input/linux-event-codes.h> 13 #include <dt-bindings/sound/qcom,q6afe.h> 14 #include <dt-bindings/sound/qcom,q6asm.h> 16 #include "sdm845-wcd9340.dtsi" 25 /delete-node/ &rmtfs_mem; [all …]
|
H A D | sdm850-lenovo-yoga-c630.dts | 1 // SPDX-License-Identifier: BSD-3-Clause 8 /dts-v1/; 10 #include <dt-bindings/input/gpio-keys.h> 11 #include <dt-bindings/input/input.h> 12 #include <dt-bindings/regulator/qcom,rpmh-regulator.h> 13 #include <dt-bindings/sound/qcom,q6afe.h> 14 #include <dt-bindings/sound/qcom,q6asm.h> 16 #include "sdm845-wcd9340.dtsi" 24 /delete-node/ &ipa_fw_mem; 25 /delete-node/ &ipa_gsi_mem; [all …]
|
H A D | sc7180-acer-aspire1.dts | 1 // SPDX-License-Identifier: BSD-3-Clause 3 /dts-v1/; 5 #include <dt-bindings/gpio/gpio.h> 6 #include <dt-bindings/regulator/qcom,rpmh-regulator.h> 13 /delete-node/ &tz_mem; 14 /delete-node/ &ipa_fw_mem; 19 chassis-type = "laptop"; 29 stdout-path = "serial0:115200n8"; 32 reserved-memory { 33 zap_mem: zap-shader@80840000 { [all …]
|
H A D | sdm845-oneplus-common.dtsi | 1 // SPDX-License-Identifier: GPL-2.0 8 /dts-v1/; 10 #include <dt-bindings/input/linux-event-codes.h> 11 #include <dt-bindings/regulator/qcom,rpmh-regulator.h> 12 #include <dt-bindings/sound/qcom,q6afe.h> 13 #include <dt-bindings/sound/qcom,q6asm.h> 16 #include "sdm845-wcd9340.dtsi" 20 /delete-node/ &rmtfs_mem; 29 stdout-path = "serial0:115200n8"; 32 gpio-hall-sensor { [all …]
|
H A D | sdm845-db845c.dts | 1 // SPDX-License-Identifier: GPL-2.0 6 /dts-v1/; 8 #include <dt-bindings/leds/common.h> 9 #include <dt-bindings/pinctrl/qcom,pmic-gpio.h> 10 #include <dt-bindings/regulator/qcom,rpmh-regulator.h> 11 #include <dt-bindings/sound/qcom,q6afe.h> 12 #include <dt-bindings/sound/qcom,q6asm.h> 14 #include "sdm845-wcd9340.dtsi" 21 qcom,msm-id = <341 0x20001>; 22 qcom,board-id = <8 0>; [all …]
|
H A D | sdm845-cheza.dtsi | 1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT) 8 #include <dt-bindings/input/input.h> 9 #include <dt-bindings/regulator/qcom,rpmh-regulator.h> 25 stdout-path = "serial0:115200n8"; 29 compatible = "pwm-backlight"; 31 enable-gpios = <&tlmm 37 GPIO_ACTIVE_HIGH>; 32 power-supply = <&ppvar_sys>; 33 pinctrl-names = "default"; 34 pinctrl-0 = <&ap_edp_bklten>; 37 /* FIXED REGULATORS - parents above children */ [all …]
|
H A D | sc7180-trogdor.dtsi | 1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT) 8 #include <dt-bindings/gpio/gpio.h> 9 #include <dt-bindings/input/gpio-keys.h> 10 #include <dt-bindings/input/input.h> 11 #include <dt-bindings/leds/common.h> 12 #include <dt-bindings/regulator/qcom,rpmh-regulator.h> 13 #include <dt-bindings/sound/sc7180-lpass.h> 16 #include "sc7180-firmware-tfa.dtsi" 22 thermal-zones { 23 charger_thermal: charger-thermal { [all …]
|
/openbmc/linux/drivers/gpu/drm/tegra/ |
H A D | sor.c | 1 // SPDX-License-Identifier: GPL-2.0-only 7 #include <linux/clk-provider.h> 52 u8 preemphasis[4]; member 71 .preemphasis = { 0x00, 0x00, 0x00, 0x00 }, 86 .preemphasis = { 0x00, 0x00, 0x00, 0x00 }, 101 .preemphasis = { 0x00, 0x00, 0x00, 0x00 }, 116 .preemphasis = { 0x00, 0x17, 0x17, 0x17 }, 131 .preemphasis = { 0x00, 0x00, 0x00, 0x00 }, 150 .preemphasis = { 0x00, 0x00, 0x00, 0x00 }, 165 .preemphasis = { 0x01, 0x02, 0x02, 0x02 }, [all …]
|
/openbmc/linux/drivers/gpu/drm/xlnx/ |
H A D | zynqmp_dp.c | 1 // SPDX-License-Identifier: GPL-2.0 5 * Copyright (C) 2017 - 2020 Xilinx, Inc. 8 * - Hyun Woo Kwon <hyun.kwon@xilinx.com> 9 * - Laurent Pinchart <laurent.pinchart@ideasonboard.com> 241 * struct zynqmp_dp_link_config - Common link config between source and sink 251 * struct zynqmp_dp_mode - Configured mode of DisplayPort 265 * struct zynqmp_dp_config - Configuration of DisplayPort from DTS 277 * struct zynqmp_dp - Xilinx DisplayPort core 328 writel(val, dp->iomem + offset); in zynqmp_dp_write() 333 return readl(dp->iomem + offset); in zynqmp_dp_read() [all …]
|
/openbmc/u-boot/drivers/video/tegra124/ |
H A D | dp.c | 1 // SPDX-License-Identifier: GPL-2.0 3 * Copyright (c) 2011-2013, NVIDIA Corporation. 14 #include <asm/arch-tegra/dc.h> 27 * struct tegra_dp_priv - private displayport driver info 43 return readl((u32 *)dp->regs + reg); in tegra_dpaux_readl() 49 writel(val, (u32 *)dp->regs + reg); in tegra_dpaux_writel() 64 timeout_us -= poll_interval_us; in tegra_dc_dpaux_poll_register() 85 return -1; in tegra_dpaux_wait_transaction() 101 return -1; /* only write one chunk of data */ in tegra_dc_dpaux_write_chunk() 111 return -EINVAL; in tegra_dc_dpaux_write_chunk() [all …]
|
/openbmc/linux/drivers/gpu/drm/i915/display/ |
H A D | intel_display_types.h | 3 * Copyright (c) 2007-2008 Intel Corporation 47 #include <media/cec-notifier.h> 69 /* these are outputs from the chip - integrated only 87 HDMI_AUDIO_OFF_DVI = -2, /* no aux data for HDMI-DVI converter */ 103 * create the DMA scatter-gather list for each FB color plane. This sg 115 * in the rotated and remapped GTT view all no-CCS formats (up to 2 119 * like dst x/y and src/dst width, is stored separately in 206 * state. This must be called _after_ display->get_pipe_config has 207 * pre-filled the pipe config. Note that intel_encoder->base.crtc must 318 int preemphasis; member [all …]
|
/openbmc/linux/sound/pci/ac97/ |
H A D | ac97_patch.c | 1 // SPDX-License-Identifier: GPL-2.0-or-later 33 err = snd_ctl_add(ac97->bus->card, snd_ac97_cnew(&controls[idx], ac97)); in patch_build_controls() 49 kctl = snd_ctl_find_id(ac97->bus->card, &sid); in reset_tlv() 50 if (kctl && kctl->tlv.p) in reset_tlv() 51 kctl->tlv.p = tlv; in reset_tlv() 60 mutex_lock(&ac97->page_mutex); in ac97_update_bits_page() 65 mutex_unlock(&ac97->page_mutex); /* unlock paging */ in ac97_update_bits_page() 70 * shared line-in/mic controls 83 ucontrol->value.enumerated.item[0] = ac97->indep_surround; in ac97_surround_jack_mode_get() 90 unsigned char indep = !!ucontrol->value.enumerated.item[0]; in ac97_surround_jack_mode_put() [all …]
|
/openbmc/linux/drivers/net/ethernet/broadcom/bnxt/ |
H A D | bnxt.h | 1 /* Broadcom NetXtreme-C/E network driver. 3 * Copyright (c) 2014-2016 Broadcom Corporation 4 * Copyright (c) 2016-2018 Broadcom Limited 32 #include <linux/io-64-nonatomic-lo-hi.h> 198 ((rxcmp)->rx_cmp_len_flags_type & cpu_to_le32(RX_CMP_FLAGS_RSS_VALID)) 203 (((le32_to_cpu((rxcmp)->rx_cmp_misc_v1) & RX_CMP_RSS_HASH_TYPE) >>\ 267 (((rxcmp1)->rx_cmp_flags2 & RX_CMP_L4_CS_BITS) && \ 268 !((rxcmp1)->rx_cmp_cfa_code_errors_v2 & RX_CMP_L4_CS_ERR_BITS)) 271 ((le32_to_cpu((rxcmp1)->rx_cmp_flags2) & \ 275 ((le32_to_cpu((rxcmpl1)->rx_cmp_cfa_code_errors_v2) & \ [all …]
|
/openbmc/linux/drivers/gpu/drm/amd/include/ |
H A D | atombios.h | 2 * Copyright 2006-2007 Advanced Micro Devices, Inc. 107 #define ATOM_SCALER_DISABLE 0 //For Fudo, it's bypass and auto-cengter & no replication 108 #define ATOM_SCALER_CENTER 1 //For Fudo, it's bypass and auto-center & auto replication 110 #define ATOM_SCALER_MULTI_EX 3 //For Fudo only, it's multi-tap mode only used to drive TV or CV,… 222 UCHAR uaFirmWareSignature[4]; //Signature to distinguish between Atombios and non-atombios, 245 UCHAR uaFirmWareSignature[4]; //Signature to distinguish between Atombios and non-atombios, 427 …ONG ulPointerReturnFlag:1; // BYTE_3[7]=1 - Return the pointer to the right Data Block; BYTE_… 433 …ONG ulPointerReturnFlag:1; // BYTE_3[7]=1 - Return the pointer to the right Data Block; BYTE_… 440 …ULONG ulClock; //When returen, it's the re-calculated clock based on given Fb_div Post_Di… 538 …UCHAR ucInputFlag; //Input Flags. ucInputFlag[0] - Strobe(1)/Performance(0)… [all …]
|