Home
last modified time | relevance | path

Searched +full:mmio +full:- +full:sram (Results 1 – 25 of 260) sorted by relevance

1234567891011

/openbmc/linux/Documentation/devicetree/bindings/sram/
H A Dsram.yaml1 # SPDX-License-Identifier: GPL-2.0
3 ---
4 $id: http://devicetree.org/schemas/sram/sram.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
7 title: Generic on-chip SRAM
10 - Rob Herring <robh@kernel.org>
15 Each child of the sram node specifies a region of reserved memory. Each
19 Following the generic-names recommended practice, node names should
25 pattern: "^sram(@.*)?"
30 - mmio-sram
[all …]
H A Dallwinner,sun4i-a10-system-control.yaml1 # SPDX-License-Identifier: GPL-2.0+
3 ---
4 $id: http://devicetree.org/schemas/sram/allwinner,sun4i-a10-system-control.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Chen-Yu Tsai <wens@csie.org>
11 - Maxime Ripard <mripard@kernel.org>
14 The SRAM controller found on most Allwinner devices is represented
15 by a regular node for the SRAM controller itself, with sub-nodes
16 representing the SRAM handled by the SRAM controller.
19 "#address-cells":
[all …]
/openbmc/linux/arch/arm/boot/dts/nxp/lpc/
H A Dlpc4350.dtsi9 * Released under the terms of 3-clause BSD License
19 compatible = "arm,cortex-m4";
24 sram0: sram@10000000 {
25 compatible = "mmio-sram";
26 reg = <0x10000000 0x20000>; /* 96 + 32 KiB local SRAM */
29 sram1: sram@10080000 {
30 compatible = "mmio-sram";
31 reg = <0x10080000 0x12000>; /* 64 + 8 KiB local SRAM */
34 sram2: sram@20000000 {
35 compatible = "mmio-sram";
[all …]
H A Dlpc4357.dtsi9 * Released under the terms of 3-clause BSD License
19 compatible = "arm,cortex-m4";
24 sram0: sram@10000000 {
25 compatible = "mmio-sram";
26 reg = <0x10000000 0x8000>; /* 32 KiB local SRAM */
29 sram1: sram@10080000 {
30 compatible = "mmio-sram";
31 reg = <0x10080000 0xa000>; /* 32 + 8 KiB local SRAM */
34 sram2: sram@20000000 {
35 compatible = "mmio-sram";
[all …]
/openbmc/linux/arch/arm/boot/dts/nxp/imx/
H A Dimx6qp.dtsi1 // SPDX-License-Identifier: GPL-2.0+ OR MIT
9 ocram2: sram@940000 {
10 compatible = "mmio-sram";
13 #address-cells = <1>;
14 #size-cells = <1>;
18 ocram3: sram@960000 {
19 compatible = "mmio-sram";
22 #address-cells = <1>;
23 #size-cells = <1>;
29 compatible = "fsl,imx6qp-pre";
[all …]
/openbmc/u-boot/arch/arm/dts/
H A Dimx6qp.dtsi1 // SPDX-License-Identifier: GPL-2.0+ OR MIT
9 ocram2: sram@940000 {
10 compatible = "mmio-sram";
15 ocram3: sram@960000 {
16 compatible = "mmio-sram";
21 aips-bus@2100000 {
23 compatible = "fsl,imx6qp-pre";
27 clock-names = "axi";
32 compatible = "fsl,imx6qp-pre";
36 clock-names = "axi";
[all …]
H A Dat91sam9g20.dtsi2 * at91sam9g20.dtsi - Device Tree Include file for AT91SAM9G20 family SoC
4 * Copyright (C) 2012 Jean-Christophe PLAGNIOL-VILLARD <plagnioj@jcrosoft.com>
19 sram0: sram@002ff000 {
23 sram1: sram@002fc000 {
24 compatible = "mmio-sram";
31 compatible = "atmel,at91sam9g20-i2c";
35 compatible = "atmel,at91sam9rl-ssc";
39 atmel,adc-startup-time = <40>;
44 atmel,clk-input-range = <2000000 32000000>;
45 atmel,pll-clk-output-ranges = <745000000 800000000 0 0>,
[all …]
H A Dat91sam9xe.dtsi2 * at91sam9xe.dtsi - Device Tree Include file for AT91SAM9XE family SoC
5 * 2015 Alexandre Belloni <alexandre.Belloni@free-electrons.com>
7 * This file is dual-licensed: you can use it either under the terms
52 sram0: sram@002ff000 {
56 sram1: sram@00300000 {
57 compatible = "mmio-sram";
H A Dsun8i-h3.dtsi4 * This file is dual-licensed: you can use it either under the terms
43 #include "sunxi-h3-h5.dtsi"
47 compatible = "operating-points-v2";
48 opp-shared;
51 opp-hz = /bits/ 64 <648000000>;
52 opp-microvolt = <1040000 1040000 1300000>;
53 clock-latency-ns = <244144>; /* 8 32k periods */
57 opp-hz = /bits/ 64 <816000000>;
58 opp-microvolt = <1100000 1100000 1300000>;
59 clock-latency-ns = <244144>; /* 8 32k periods */
[all …]
/openbmc/u-boot/arch/arm/mach-mvebu/armada8k/
H A Dcpu.c1 // SPDX-License-Identifier: GPL-2.0+
30 * For a detailed memory map, please see doc/mvebu/armada-8k-memory.txt
36 /* SRAM, MMIO regions - CP110 slave region */
61 /* SRAM, MMIO regions - AP806 region */
69 /* SRAM, MMIO regions - CP110 master region */
116 * TODO - implement this functionality using platform
/openbmc/linux/sound/soc/sof/mediatek/mt8195/
H A Dmt8195.c1 // SPDX-License-Identifier: (GPL-2.0-only OR BSD-3-Clause)
24 #include "../../sof-of-dev.h"
25 #include "../../sof-audio.h"
27 #include "../mtk-adsp-common.h"
29 #include "mt8195-clk.h"
44 struct adsp_priv *priv = sdev->pdata->hw_pdata; in mt8195_send_msg()
46 sof_mailbox_write(sdev, sdev->host_box.offset, msg->msg_data, in mt8195_send_msg()
47 msg->msg_size); in mt8195_send_msg()
49 return mtk_adsp_ipc_send(priv->dsp_ipc, MTK_ADSP_IPC_REQ, MTK_ADSP_IPC_OP_REQ); in mt8195_send_msg()
57 spin_lock_irqsave(&priv->sdev->ipc_lock, flags); in mt8195_dsp_handle_reply()
[all …]
/openbmc/linux/arch/arm/boot/dts/microchip/
H A Dat91sam9xe.dtsi1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT)
3 * at91sam9xe.dtsi - Device Tree Include file for AT91SAM9XE family SoC
6 * 2015 Alexandre Belloni <alexandre.Belloni@free-electrons.com>
15 sram0: sram@2ff000 {
19 sram1: sram@300000 {
20 compatible = "mmio-sram";
22 #address-cells = <1>;
23 #size-cells = <1>;
H A Dat91sam9g20.dtsi1 // SPDX-License-Identifier: GPL-2.0-only
3 * at91sam9g20.dtsi - Device Tree Include file for AT91SAM9G20 family SoC
5 * Copyright (C) 2012 Jean-Christophe PLAGNIOL-VILLARD <plagnioj@jcrosoft.com>
18 sram0: sram@2ff000 {
22 sram1: sram@2fc000 {
23 compatible = "mmio-sram";
25 #address-cells = <1>;
26 #size-cells = <1>;
33 compatible = "atmel,at91sam9g20-i2c";
37 compatible = "atmel,at91sam9rl-ssc";
[all …]
/openbmc/qemu/include/hw/ppc/
H A Dpnv_xive.h4 * Copyright (c) 2017-2019, IBM Corporation.
7 * COPYING file in the top-level directory.
18 #define TYPE_PNV_XIVE "pnv-xive"
24 #define XIVE_TABLE_BLK_MAX 16 /* Block Scope Table (0-15) */
25 #define XIVE_TABLE_MIG_MAX 16 /* Migration Register Table (1-15) */
26 #define XIVE_TABLE_VDT_MAX 16 /* VDT Domain Table (0-15) */
27 #define XIVE_TABLE_EDT_MAX 64 /* EDT Domain Table (0-63) */
38 /* Main MMIO regions that can be configured by FW */
60 /* Shortcut values for the Main MMIO regions */
79 * These are in a SRAM protected by ECC.
[all …]
/openbmc/linux/Documentation/devicetree/bindings/mailbox/
H A Dmailbox.txt9 - #mbox-cells: Must be at least 1. Number of cells in a mailbox
15 #mbox-cells = <1>;
22 - mboxes: List of phandle and mailbox channel specifiers.
25 - mbox-names: List of identifier strings for each mailbox channel.
26 - shmem : List of phandle pointing to the shared memory(SHM) area between the
35 mbox-names = "pwr-ctrl", "rpc";
41 sram: sram@50000000 {
42 compatible = "mmio-sram";
45 #address-cells = <1>;
46 #size-cells = <1>;
[all …]
/openbmc/linux/Documentation/devicetree/bindings/net/
H A Dmarvell-neta-bm.txt5 - compatible: should be "marvell,armada-380-neta-bm".
6 - reg: address and length of the register set for the device.
7 - clocks: a pointer to the reference clock for this device.
8 - internal-mem: a phandle to BM internal SRAM definition.
12 - pool<0 : 3>,capacity: size of external buffer pointers' ring maintained
17 - pool<0 : 3>,pkt-size: maximum size of a packet accepted by a given buffer
23 refer to Documentation/devicetree/bindings/net/marvell-armada-370-neta.txt.
27 - main node:
30 compatible = "marvell,armada-380-neta-bm";
33 internal-mem = <&bm_bppi>;
[all …]
/openbmc/linux/arch/arm/mach-socfpga/
H A Dpm.c1 // SPDX-License-Identifier: GPL-2.0-only
3 * arch/arm/mach-socfpga/pm.c
5 * Copyright (C) 2014-2015 Altera Corporation. All rights reserved.
7 * with code from pm-imx6.c
8 * Copyright 2011-2014 Freescale Semiconductor, Inc.
37 np = of_find_compatible_node(NULL, NULL, "mmio-sram"); in socfpga_setup_ocram_self_refresh()
39 pr_err("%s: Unable to find mmio-sram in dtb\n", __func__); in socfpga_setup_ocram_self_refresh()
40 return -ENODEV; in socfpga_setup_ocram_self_refresh()
46 ret = -ENODEV; in socfpga_setup_ocram_self_refresh()
50 ocram_pool = gen_pool_get(&pdev->dev, NULL); in socfpga_setup_ocram_self_refresh()
[all …]
/openbmc/linux/Documentation/devicetree/bindings/firmware/
H A Darm,scmi.yaml1 # SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause)
4 ---
6 $schema: http://devicetree.org/meta-schemas/core.yaml#
11 - Sudeep Holla <sudeep.holla@arm.com>
31 - description: SCMI compliant firmware with mailbox transport
33 - const: arm,scmi
34 - description: SCMI compliant firmware with ARM SMC/HVC transport
36 - const: arm,scmi-smc
37 - description: SCMI compliant firmware with ARM SMC/HVC transport
38 with shmem address(4KB-page, offset) as parameters
[all …]
H A Dnvidia,tegra186-bpmp.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/firmware/nvidia,tegra186-bpmp.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Thierry Reding <thierry.reding@gmail.com>
11 - Jon Hunter <jonathanh@nvidia.com>
25 - .../mailbox/mailbox.txt
26 - .../mailbox/nvidia,tegra186-hsp.yaml
32 - .../clock/clock-bindings.txt
33 - <dt-bindings/clock/tegra186-clock.h>
[all …]
/openbmc/linux/arch/arm/boot/dts/marvell/
H A Darmada-xp.dtsi1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT)
8 * Gregory CLEMENT <gregory.clement@free-electrons.com>
9 * Thomas Petazzoni <thomas.petazzoni@free-electrons.com>
16 #include "armada-370-xp.dtsi"
19 #address-cells = <2>;
20 #size-cells = <2>;
23 compatible = "marvell,armadaxp", "marvell,armada-370-xp";
31 compatible = "marvell,armadaxp-mbus", "simple-bus";
38 internal-regs {
40 compatible = "marvell,armada-xp-sdram-controller";
[all …]
/openbmc/linux/arch/arm/boot/dts/socionext/
H A Dmilbeaut-m10v.dtsi1 // SPDX-License-Identifier: GPL-2.0
2 #include <dt-bindings/interrupt-controller/irq.h>
3 #include <dt-bindings/input/input.h>
4 #include <dt-bindings/gpio/gpio.h>
5 #include <dt-bindings/interrupt-controller/arm-gic.h>
9 interrupt-parent = <&gic>;
10 #address-cells = <1>;
11 #size-cells = <1>;
14 #address-cells = <1>;
15 #size-cells = <0>;
[all …]
/openbmc/linux/sound/soc/sof/mediatek/mt8186/
H A Dmt8186.c1 // SPDX-License-Identifier: (GPL-2.0-only OR BSD-3-Clause)
5 // Author: Allen-KH Cheng <allen-kh.cheng@mediatek.com>
24 #include "../../sof-of-dev.h"
25 #include "../../sof-audio.h"
27 #include "../mtk-adsp-common.h"
29 #include "mt8186-clk.h"
44 struct adsp_priv *priv = sdev->pdata->hw_pdata; in mt8186_send_msg()
46 sof_mailbox_write(sdev, sdev->host_box.offset, msg->msg_data, in mt8186_send_msg()
47 msg->msg_size); in mt8186_send_msg()
49 return mtk_adsp_ipc_send(priv->dsp_ipc, MTK_ADSP_IPC_REQ, MTK_ADSP_IPC_OP_REQ); in mt8186_send_msg()
[all …]
/openbmc/linux/arch/arm/boot/dts/allwinner/
H A Dsun5i.dtsi2 * Copyright 2012-2015 Maxime Ripard
4 * Maxime Ripard <maxime.ripard@free-electrons.com>
6 * This file is dual-licensed: you can use it either under the terms
45 #include <dt-bindings/clock/sun5i-ccu.h>
46 #include <dt-bindings/dma/sun4i-a10.h>
47 #include <dt-bindings/reset/sun5i-ccu.h>
50 interrupt-parent = <&intc>;
51 #address-cells = <1>;
52 #size-cells = <1>;
55 #address-cells = <1>;
[all …]
/openbmc/u-boot/doc/device-tree-bindings/firmware/
H A Dnvidia,tegra186-bpmp.txt11 - name : Should be bpmp
12 - compatible
15 - "nvidia,tegra186-bpmp"
16 - mboxes : The phandle of mailbox controller and the mailbox specifier.
17 - shmem : List of the phandle of the TX and RX shared memory area that
19 - #clock-cells : Should be 1.
20 - #power-domain-cells : Should be 1.
21 - #reset-cells : Should be 1.
27 - .../mailbox/mailbox.txt
28 - .../mailbox/nvidia,tegra186-hsp.txt
[all …]
/openbmc/linux/arch/arm/boot/dts/nspire/
H A Dnspire.dtsi1 // SPDX-License-Identifier: GPL-2.0-only
7 #address-cells = <1>;
8 #size-cells = <1>;
9 interrupt-parent = <&intc>;
12 #address-cells = <1>;
13 #size-cells = <0>;
16 compatible = "arm,arm926ej-s";
26 sram: sram@a4000000 { label
27 compatible = "mmio-sram";
29 #address-cells = <1>;
[all …]

1234567891011