/openbmc/linux/Documentation/devicetree/bindings/clock/ |
H A D | imx6q-clock.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 3 --- 4 $id: http://devicetree.org/schemas/clock/imx6q-clock.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 10 - Anson Huang <Anson.Huang@nxp.com> 14 const: fsl,imx6q-ccm 20 description: CCM provides 2 interrupt requests, request 1 is to generate 24 - description: CCM interrupt request 1 25 - description: CCM interrupt request 2 27 '#clock-cells': [all …]
|
/openbmc/linux/arch/arm/mach-imx/ |
H A D | mach-imx6sl.c | 1 // SPDX-License-Identifier: GPL-2.0-only 9 #include <linux/mfd/syscon/imx6q-iomuxc-gpr.h> 23 gpr = syscon_regmap_lookup_by_compatible("fsl,imx6sl-iomuxc-gpr"); in imx6sl_fec_init() 30 pr_err("failed to find fsl,imx6sl-iomux-gpr regmap\n"); in imx6sl_fec_init() 36 /* imx6sl reuses imx6q cpufreq driver */ in imx6sl_init_late() 38 platform_device_register_simple("imx6q-cpufreq", -1, NULL, 0); in imx6sl_init_late() 64 imx6_pm_ccm_init("fsl,imx6sl-ccm"); in imx6sl_init_irq() 66 imx6_pm_ccm_init("fsl,imx6sll-ccm"); in imx6sl_init_irq()
|
H A D | mach-imx6q.c | 1 // SPDX-License-Identifier: GPL-2.0-or-later 3 * Copyright 2011-2013 Freescale Semiconductor, Inc. 15 #include <linux/mfd/syscon/imx6q-iomuxc-gpr.h> 23 /* For imx6q sabrelite board: set KSZ9021RN RGMII pad skew */ 44 * fixup for PLX PEX8909 bridge to configure GPIO1-7 as output High 45 * as they are used for slots1-7 PERST# 54 if (dev->devfn != 0) in ventana_pciesw_early_fixup() 58 dw |= 0xaaa8; // GPIO1-7 outputs in ventana_pciesw_early_fixup() 62 dw |= 0xfe; // GPIO1-7 output high in ventana_pciesw_early_fixup() 87 np = of_find_compatible_node(NULL, NULL, "fsl,imx6q-fec"); in imx6q_1588_init() [all …]
|
H A D | pm-imx6.c | 1 // SPDX-License-Identifier: GPL-2.0-or-later 3 * Copyright 2011-2014 Freescale Semiconductor, Inc. 13 #include <linux/irqchip/arm-gic.h> 15 #include <linux/mfd/syscon/imx6q-iomuxc-gpr.h> 24 #include <asm/proc-fns.h> 147 0x27c, 0x498, 0x4a4, 0x490, /* SDCLK0, GPR_B0DS-B1DS, GPR_ADDS */ 153 .mmdc_compat = "fsl,imx6q-mmdc", 154 .src_compat = "fsl,imx6q-src", 155 .iomuxc_compat = "fsl,imx6q-iomuxc", 156 .gpc_compat = "fsl,imx6q-gpc", [all …]
|
H A D | mach-imx6sx.c | 1 // SPDX-License-Identifier: GPL-2.0-only 10 #include <linux/mfd/syscon/imx6q-iomuxc-gpr.h> 20 gpr = syscon_regmap_lookup_by_compatible("fsl,imx6sx-iomuxc-gpr"); in imx6sx_enet_clk_sel() 27 pr_err("failed to find fsl,imx6sx-iomux-gpr regmap\n"); in imx6sx_enet_clk_sel() 52 imx6_pm_ccm_init("fsl,imx6sx-ccm"); in imx6sx_init_irq() 60 platform_device_register_simple("imx6q-cpufreq", -1, NULL, 0); in imx6sx_init_late()
|
H A D | mach-imx6ul.c | 1 // SPDX-License-Identifier: GPL-2.0-only 28 imx6_pm_ccm_init("fsl,imx6ul-ccm"); in imx6ul_init_irq() 36 platform_device_register_simple("imx6q-cpufreq", -1, NULL, 0); in imx6ul_init_late()
|
/openbmc/u-boot/board/engicam/common/ |
H A D | spl.c | 1 // SPDX-License-Identifier: GPL-2.0+ 18 #include <asm/arch/mx6-ddr.h> 19 #include <asm/arch/mx6-pins.h> 22 #include <asm/mach-imx/iomux-v3.h> 23 #include <asm/mach-imx/video.h> 42 if (is_mx6dq() && !strcmp(name, "imx6q-icore")) in board_fit_config_name_match() 44 else if (is_mx6dq() && !strcmp(name, "imx6q-icore-rqs")) in board_fit_config_name_match() 46 else if (is_mx6dq() && !strcmp(name, "imx6q-icore-mipi")) in board_fit_config_name_match() 48 else if ((is_mx6dl() || is_mx6solo()) && !strcmp(name, "imx6dl-icore")) in board_fit_config_name_match() 50 else if ((is_mx6dl() || is_mx6solo()) && !strcmp(name, "imx6dl-icore-rqs")) in board_fit_config_name_match() [all …]
|
/openbmc/linux/Documentation/devicetree/bindings/dma/ |
H A D | fsl,imx-sdma.yaml | 1 # SPDX-License-Identifier: GPL-2.0-only OR BSD-2-Clause 3 --- 4 $id: http://devicetree.org/schemas/dma/fsl,imx-sdma.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 10 - Joy Zou <joy.zou@nxp.com> 13 - $ref: dma-controller.yaml# 18 - items: 19 - enum: 20 - fsl,imx50-sdma 21 - fsl,imx51-sdma [all …]
|
/openbmc/u-boot/board/logicpd/imx6/ |
H A D | imx6logic.c | 1 // SPDX-License-Identifier: GPL-2.0+ 23 #include <asm/arch/mx6-pins.h> 25 #include <asm/mach-imx/boot_mode.h> 26 #include <asm/mach-imx/iomux-v3.h> 40 gd->ram_size = imx_ddr_size(); in dram_init() 120 if (phydev->drv->config) in board_phy_config() 121 phydev->drv->config(phydev); in board_phy_config() 128 * Use always serial for U-Boot console 145 gd->bd->bi_boot_params = PHYS_SDRAM + 0x100; in board_init() 155 env_set("fdt_file", "imx6q-logicpd.dtb"); in board_late_init() [all …]
|
/openbmc/u-boot/board/k+p/kp_imx6q_tpc/ |
H A D | kp_imx6q_tpc_spl.c | 1 // SPDX-License-Identifier: GPL-2.0+ 3 * K+P iMX6Q KP_IMX6Q_TPC board configuration 11 #include <asm/arch/imx-regs.h> 13 #include <asm/arch/mx6-ddr.h> 14 #include <asm/arch/mx6-pins.h> 17 #include <asm/mach-imx/boot_mode.h> 18 #include <asm/mach-imx/iomux-v3.h> 19 #include <asm/mach-imx/mxc_i2c.h> 40 struct mxc_ccm_reg *ccm = (struct mxc_ccm_reg *)CCM_BASE_ADDR; in ccgr_init() local 42 writel(0x00C03F3F, &ccm->CCGR0); in ccgr_init() [all …]
|
/openbmc/u-boot/arch/arm/dts/ |
H A D | imx6ul.dtsi | 9 #include <dt-bindings/clock/imx6ul-clock.h> 10 #include <dt-bindings/gpio/gpio.h> 11 #include <dt-bindings/input/input.h> 12 #include <dt-bindings/interrupt-controller/arm-gic.h> 13 #include "imx6ul-pinfunc.h" 54 #address-cells = <1>; 55 #size-cells = <0>; 58 compatible = "arm,cortex-a7"; 61 clock-latency = <61036>; /* two CLK32 periods */ 62 operating-points = < [all …]
|
H A D | imx6qdl.dtsi | 1 // SPDX-License-Identifier: GPL-2.0+ 6 #include <dt-bindings/clock/imx6qdl-clock.h> 7 #include <dt-bindings/interrupt-controller/arm-gic.h> 10 #address-cells = <1>; 11 #size-cells = <1>; 14 * pre-existing /chosen node to be available to insert the 16 * Also for U-Boot there must be a pre-existing /memory node. 55 compatible = "fsl,imx-ckil", "fixed-clock"; 56 #clock-cells = <0>; 57 clock-frequency = <32768>; [all …]
|
H A D | imx6sl.dtsi | 10 #include <dt-bindings/interrupt-controller/irq.h> 11 #include "imx6sl-pinfunc.h" 12 #include <dt-bindings/clock/imx6sl-clock.h> 15 #address-cells = <1>; 16 #size-cells = <1>; 19 * pre-existing /chosen node to be available to insert the 21 * Also for U-Boot there must be a pre-existing /memory node. 47 #address-cells = <1>; 48 #size-cells = <0>; 51 compatible = "arm,cortex-a9"; [all …]
|
H A D | imx6sll.dtsi | 9 #include <dt-bindings/clock/imx6sll-clock.h> 10 #include <dt-bindings/gpio/gpio.h> 11 #include <dt-bindings/interrupt-controller/arm-gic.h> 12 #include "imx6sll-pinfunc.h" 43 #address-cells = <1>; 44 #size-cells = <0>; 47 compatible = "arm,cortex-a9"; 50 next-level-cache = <&L2>; 51 operating-points = < 58 fsl,soc-operating-points = < [all …]
|
H A D | imx6ull.dtsi | 2 * Copyright 2015-2016 Freescale Semiconductor, Inc. 9 #include <dt-bindings/clock/imx6ul-clock.h> 10 #include <dt-bindings/gpio/gpio.h> 11 #include <dt-bindings/input/input.h> 12 #include <dt-bindings/interrupt-controller/arm-gic.h> 13 #include "imx6ull-pinfunc.h" 14 #include "imx6ull-pinfunc-snvs.h" 52 #address-cells = <1>; 53 #size-cells = <0>; 56 compatible = "arm,cortex-a7"; [all …]
|
H A D | imx7s.dtsi | 5 * This file is dual-licensed: you can use it either under the terms 44 #include <dt-bindings/clock/imx7d-clock.h> 45 #include <dt-bindings/power/imx7-power.h> 46 #include <dt-bindings/gpio/gpio.h> 47 #include <dt-bindings/input/input.h> 48 #include <dt-bindings/interrupt-controller/arm-gic.h> 49 #include "imx7d-pinfunc.h" 52 #address-cells = <1>; 53 #size-cells = <1>; 56 * pre-existing /chosen node to be available to insert the [all …]
|
H A D | imx6sx.dtsi | 9 #include <dt-bindings/clock/imx6sx-clock.h> 10 #include <dt-bindings/gpio/gpio.h> 11 #include <dt-bindings/input/input.h> 12 #include <dt-bindings/interrupt-controller/arm-gic.h> 13 #include "imx6sx-pinfunc.h" 55 #address-cells = <1>; 56 #size-cells = <0>; 59 compatible = "arm,cortex-a9"; 62 next-level-cache = <&L2>; 63 operating-points = < [all …]
|
/openbmc/linux/drivers/clk/imx/ |
H A D | clk-imx6q.c | 1 // SPDX-License-Identifier: GPL-2.0-or-later 3 * Copyright 2011-2013 Freescale Semiconductor, Inc. 12 #include <linux/clk-provider.h> 15 #include <linux/mfd/syscon/imx6q-iomuxc-gpr.h> 20 #include <dt-bindings/clock/imx6qdl-clock.h> 135 return of_machine_is_compatible("fsl,imx6q"); in clk_on_imx6q() 154 return -ENOENT; in ldb_di_sel_by_clock_id() 165 return -ENOENT; in ldb_di_sel_by_clock_id() 177 num_parents = of_count_phandle_with_args(node, "assigned-clock-parents", in of_assigned_ldb_sels() 178 "#clock-cells"); in of_assigned_ldb_sels() [all …]
|
/openbmc/linux/arch/arm/boot/dts/nxp/imx/ |
H A D | imx6qdl.dtsi | 1 // SPDX-License-Identifier: GPL-2.0+ 6 #include <dt-bindings/clock/imx6qdl-clock.h> 7 #include <dt-bindings/input/input.h> 8 #include <dt-bindings/interrupt-controller/arm-gic.h> 11 #address-cells = <1>; 12 #size-cells = <1>; 15 * pre-existing /chosen node to be available to insert the 58 compatible = "fixed-clock"; 59 #clock-cells = <0>; 60 clock-frequency = <32768>; [all …]
|
H A D | imx6sll.dtsi | 1 // SPDX-License-Identifier: (GPL-2.0 OR MIT) 4 * Copyright 2017-2018 NXP. 8 #include <dt-bindings/clock/imx6sll-clock.h> 9 #include <dt-bindings/gpio/gpio.h> 10 #include <dt-bindings/interrupt-controller/arm-gic.h> 11 #include "imx6sll-pinfunc.h" 14 #address-cells = <1>; 15 #size-cells = <1>; 46 #address-cells = <1>; 47 #size-cells = <0>; [all …]
|
H A D | imx6ul.dtsi | 1 // SPDX-License-Identifier: GPL-2.0 5 #include <dt-bindings/clock/imx6ul-clock.h> 6 #include <dt-bindings/gpio/gpio.h> 7 #include <dt-bindings/input/input.h> 8 #include <dt-bindings/interrupt-controller/arm-gic.h> 9 #include "imx6ul-pinfunc.h" 12 #address-cells = <1>; 13 #size-cells = <1>; 16 * pre-existing /chosen node to be available to insert the 57 #address-cells = <1>; [all …]
|
H A D | imx6sl.dtsi | 1 // SPDX-License-Identifier: GPL-2.0 5 #include <dt-bindings/interrupt-controller/irq.h> 6 #include "imx6sl-pinfunc.h" 7 #include <dt-bindings/clock/imx6sl-clock.h> 10 #address-cells = <1>; 11 #size-cells = <1>; 14 * pre-existing /chosen node to be available to insert the 50 #address-cells = <1>; 51 #size-cells = <0>; 54 compatible = "arm,cortex-a9"; [all …]
|
/openbmc/u-boot/board/gateworks/gw_ventana/ |
H A D | gw_ventana_spl.c | 1 // SPDX-License-Identifier: GPL-2.0+ 10 #include <asm/arch/mx6-ddr.h> 11 #include <asm/arch/mx6-pins.h> 13 #include <asm/mach-imx/boot_mode.h> 14 #include <asm/mach-imx/iomux-v3.h> 15 #include <asm/mach-imx/mxc_i2c.h> 35 /* SDCKE[0:1]: 100k pull-up */ 38 /* SDBA2: pull-up disabled */ 40 /* SDODT[0:1]: 100k pull-up, 40 ohm */ 95 /* SDCKE[0:1]: 100k pull-up */ [all …]
|
/openbmc/u-boot/board/freescale/mx6sabreauto/ |
H A D | mx6sabreauto.c | 1 // SPDX-License-Identifier: GPL-2.0+ 11 #include <asm/arch/imx-regs.h> 13 #include <asm/arch/mx6-pins.h> 16 #include <asm/mach-imx/iomux-v3.h> 17 #include <asm/mach-imx/mxc_i2c.h> 18 #include <asm/mach-imx/boot_mode.h> 19 #include <asm/mach-imx/spi.h> 28 #include <asm/mach-imx/video.h> 67 gd->ram_size = imx_ddr_size(); in dram_init() 213 writel(0x00020181, &weim_regs->cs0gcr1); in eimnor_cs_setup() [all …]
|
/openbmc/u-boot/board/freescale/mx6sabresd/ |
H A D | mx6sabresd.c | 1 // SPDX-License-Identifier: GPL-2.0+ 9 #include <asm/arch/imx-regs.h> 11 #include <asm/arch/mx6-pins.h> 12 #include <asm/mach-imx/spi.h> 15 #include <asm/mach-imx/mxc_i2c.h> 16 #include <asm/mach-imx/iomux-v3.h> 17 #include <asm/mach-imx/boot_mode.h> 18 #include <asm/mach-imx/video.h> 33 #include <usb/ehci-ci.h> 65 gd->ram_size = imx_ddr_size(); in dram_init() [all …]
|