Home
last modified time | relevance | path

Searched +full:gpio +full:- +full:select (Results 1 – 25 of 1097) sorted by relevance

12345678910>>...44

/openbmc/linux/drivers/gpio/
H A DKconfig1 # SPDX-License-Identifier: GPL-2.0-only
3 # GPIO infrastructure and drivers
7 bool "GPIO Support"
9 This enables GPIO support through the generic GPIO library.
11 one or more of the GPIO drivers below.
39 select IRQ_DOMAIN
46 from PowerPC. Existing drivers using this interface need to select
47 this symbol, but new drivers should use the generic gpio-regmap
51 bool "Debug GPIO calls"
54 Say Y here to add some extra checks and diagnostics to GPIO calls.
[all …]
/openbmc/linux/drivers/pinctrl/
H A DKconfig1 # SPDX-License-Identifier: GPL-2.0-only
19 select PINMUX
26 select PINCONF
35 bool "AMD GPIO pin control"
38 select GPIOLIB
39 select GPIOLIB_IRQCHIP
40 select PINMUX
41 select PINCONF
42 select GENERIC_PINCONF
44 The driver for memory mapped GPIO functionality on AMD platforms
[all …]
/openbmc/linux/drivers/pinctrl/bcm/
H A DKconfig1 # SPDX-License-Identifier: GPL-2.0-only
9 select PINMUX
10 select PINCONF
11 select GENERIC_PINCONF
12 select REGMAP_MMIO
18 framework. GPIO is provided by a separate GPIO driver.
21 tristate "Broadcom BCM2835 GPIO (with PINCONF) driver"
23 select PINMUX
24 select PINCONF
25 select GENERIC_PINCONF
[all …]
/openbmc/linux/drivers/pinctrl/intel/
H A DKconfig1 # SPDX-License-Identifier: GPL-2.0
7 bool "Intel Baytrail GPIO pin control"
8 select PINCTRL_INTEL
10 driver for memory mapped GPIO functionality on Intel Baytrail
13 so only a small amount is available for gpio use.
18 tristate "Intel Cherryview/Braswell pinctrl and GPIO driver"
19 select PINCTRL_INTEL
25 tristate "Intel Lynxpoint pinctrl and GPIO driver"
26 select PINCTRL_INTEL
34 select PINMUX
[all …]
/openbmc/u-boot/arch/mips/mach-bmips/
H A DKconfig20 prompt "Broadcom MIPS SoC select"
24 select MIPS_L1_CACHE_SHIFT_4
25 select MIPS_TUNE_4KC
26 select SUPPORTS_BIG_ENDIAN
27 select SUPPORTS_CPU_MIPS32_R1
28 select SYSRESET_WATCHDOG
34 select MIPS_L1_CACHE_SHIFT_4
35 select MIPS_TUNE_4KC
36 select SUPPORTS_BIG_ENDIAN
37 select SUPPORTS_CPU_MIPS32_R1
[all …]
/openbmc/linux/drivers/pinctrl/nuvoton/
H A DKconfig1 # SPDX-License-Identifier: GPL-2.0-only
4 tristate "Pinctrl and GPIO driver for Nuvoton WPCM450"
7 select PINMUX
8 select PINCONF
9 select GENERIC_PINCONF
10 select GENERIC_PINCTRL_GROUPS
11 select GPIOLIB
12 select GPIO_GENERIC
13 select GPIOLIB_IRQCHIP
14 select MFD_SYSCON
[all …]
/openbmc/linux/drivers/pinctrl/starfive/
H A DKconfig1 # SPDX-License-Identifier: GPL-2.0-only
4 tristate "Pinctrl and GPIO driver for the StarFive JH7100 SoC"
7 select GENERIC_PINCTRL_GROUPS
8 select GENERIC_PINMUX_FUNCTIONS
9 select GENERIC_PINCONF
10 select GPIOLIB
11 select GPIOLIB_IRQCHIP
12 select OF_GPIO
16 This also provides an interface to the GPIO pins not used by other
17 peripherals supporting inputs, outputs, configuring pull-up/pull-down
[all …]
/openbmc/linux/drivers/pinctrl/mediatek/
H A DKconfig1 # SPDX-License-Identifier: GPL-2.0-only
8 select GPIOLIB
9 select IRQ_DOMAIN
16 select PINMUX
17 select GENERIC_PINCONF
18 select GPIOLIB
19 select EINT_MTK
27 select PINMUX
28 select GENERIC_PINCONF
33 select GENERIC_PINCONF
[all …]
/openbmc/linux/drivers/pinctrl/aspeed/
H A DKconfig1 # SPDX-License-Identifier: GPL-2.0-only
5 select MFD_SYSCON
6 select PINMUX
7 select PINCONF
8 select GENERIC_PINCONF
9 select REGMAP_MMIO
14 select PINCTRL_ASPEED
17 generation SoCs. GPIO is provided by a separate GPIO driver.
22 select PINCTRL_ASPEED
25 generation SoCs. GPIO is provided by a separate GPIO driver.
[all …]
/openbmc/linux/drivers/mfd/
H A DKconfig1 # SPDX-License-Identifier: GPL-2.0-only
11 select IRQ_DOMAIN
16 select MFD_CORE
21 necessary for using the board's GPIO and MFGPT functionality.
26 select REGMAP_SPI
27 select MFD_CORE
31 accessing the external gpio extender (LEDs & buttons) and
37 select MFD_SYSCON
39 Select this to get System Manager support for all Altera branded
45 tristate "Active-semi ACT8945A"
[all …]
/openbmc/linux/drivers/pinctrl/vt8500/
H A DKconfig1 # SPDX-License-Identifier: GPL-2.0-only
10 select PINMUX
11 select GENERIC_PINCONF
16 select PINCTRL_WMT
18 Say yes here to support the gpio/pin control module on
24 select PINCTRL_WMT
26 Say yes here to support the gpio/pin control module on
32 select PINCTRL_WMT
34 Say yes here to support the gpio/pin control module on
40 select PINCTRL_WMT
[all …]
/openbmc/openbmc/meta-facebook/meta-catalina/recipes-phosphor/gpio/
H A Dphosphor-gpio-monitor_%.bbappend3 inherit obmc-phosphor-systemd systemd
6 file://backend-nic-driver-bind \
7 file://catalina-gpio-monitor \
8 file://prepare-serv-json \
9 file://phosphor-multi-gpio-monitor.json \
10 file://phosphor-multi-gpio-presence.json \
11 file://phosphor-multi-gpio-monitor-evt.json \
12 file://phosphor-multi-gpio-presence-evt.json \
13 file://set-uart-select-led \
20 SYSTEMD_SERVICE:${PN}-monitor += " \
[all …]
/openbmc/openbmc/meta-openembedded/meta-oe/recipes-support/pxaregs/pxaregs-1.14/
H A Dpxaregs.c2 * pxaregs - tool to display and modify PXA250's registers at runtime
4 * (c) Copyright 2002 by M&N Logistik-Lösungen Online GmbH
9 * Please send patches to h.schurig, working at mn-logistik.de
10 * - added fix from Bernhard Nemec
11 * - i2c registers from Stefan Eletzhofer
25 #include <linux/i2c-dev.h>
29 static int fd = -1;
85 { "PMCR", 0x40F00000, 0, 0xffffffff, 'x', "Power Manager Control Register (3-23)" },
88 { "PSSR", 0x40F00004, 0, 0xffffffff, 'x', "Power Manager Sleep Status Register (3-29)" },
92 { "PSSR_PH", 0x40F00004, 4, 0x00000001, 'd', "PM GPIO pins are held in their sleep state" },
[all …]
/openbmc/linux/drivers/extcon/
H A DKconfig1 # SPDX-License-Identifier: GPL-2.0-only
11 host USB ports. Many of 30-pin connectors including PDMI are
25 tristate "X-Power AXP288 EXTCON support"
27 select USB_ROLE_SWITCH
30 and USB MUX switching by X-Power AXP288 PMIC.
35 select IRQ_DOMAIN
36 select REGMAP_I2C
45 tristate "GPIO extcon support"
48 Say Y here to enable GPIO based extcon support. Note that GPIO
66 select USB_ROLE_SWITCH
[all …]
/openbmc/linux/drivers/iio/proximity/
H A DKconfig1 # SPDX-License-Identifier: GPL-2.0-only
10 select IIO_BUFFER
11 select IIO_TRIGGERED_BUFFER
36 tristate "Murata IRS-D200 PIR sensor"
37 select IIO_BUFFER
38 select IIO_TRIGGERED_BUFFER
39 select REGMAP_I2C
42 Say Y here to build a driver for the Murata IRS-D200 PIR sensor.
50 select IIO_BUFFER
51 select IIO_TRIGGERED_BUFFER
[all …]
/openbmc/linux/arch/powerpc/platforms/83xx/
H A DKconfig1 # SPDX-License-Identifier: GPL-2.0
3 bool "83xx-based boards"
5 select PPC_UDBG_16550
6 select HAVE_PCI
7 select FSL_PCI if PCI
8 select FSL_SOC
9 select IPIC
15 select DEFAULT_UIMAGE
16 select PPC_MPC831x
17 select FSL_GTM
[all …]
/openbmc/linux/include/dt-bindings/pinctrl/
H A Dk210-fpioa.h1 /* SPDX-License-Identifier: GPL-2.0+ */
11 * kendryte-standalone-sdk/lib/drivers/include/fpioa.h
16 #define K210_PCF_JTAG_TMS 2 /* JTAG Test Mode Select */
26 #define K210_PCF_SPI0_SS0 12 /* SPI0 Chip Select 0 */
27 #define K210_PCF_SPI0_SS1 13 /* SPI0 Chip Select 1 */
28 #define K210_PCF_SPI0_SS2 14 /* SPI0 Chip Select 2 */
29 #define K210_PCF_SPI0_SS3 15 /* SPI0 Chip Select 3 */
38 #define K210_PCF_GPIOHS0 24 /* GPIO High speed 0 */
39 #define K210_PCF_GPIOHS1 25 /* GPIO High speed 1 */
40 #define K210_PCF_GPIOHS2 26 /* GPIO High speed 2 */
[all …]
/openbmc/linux/arch/arm/mach-s3c/
H A DKconfig.s3c64xx1 # SPDX-License-Identifier: GPL-2.0
9 select ARM_AMBA
10 select ARM_VIC
11 select CLKSRC_SAMSUNG_PWM
12 select COMMON_CLK_SAMSUNG
13 select GPIO_SAMSUNG if ATAGS
14 select GPIOLIB
15 select HAVE_TCM
16 select PLAT_SAMSUNG
17 select PM_GENERIC_DOMAINS if PM
[all …]
/openbmc/linux/drivers/pinctrl/renesas/
H A DKconfig1 # SPDX-License-Identifier: GPL-2.0
11 select PINCTRL_PFC_EMEV2 if ARCH_EMEV2
12 select PINCTRL_PFC_R8A73A4 if ARCH_R8A73A4
13 select PINCTRL_PFC_R8A7740 if ARCH_R8A7740
14 select PINCTRL_PFC_R8A7742 if ARCH_R8A7742
15 select PINCTRL_PFC_R8A7743 if ARCH_R8A7743
16 select PINCTRL_PFC_R8A7744 if ARCH_R8A7744
17 select PINCTRL_PFC_R8A7745 if ARCH_R8A7745
18 select PINCTRL_PFC_R8A77470 if ARCH_R8A77470
19 select PINCTRL_PFC_R8A774A1 if ARCH_R8A774A1
[all …]
/openbmc/linux/drivers/pinctrl/nomadik/
H A Dpinctrl-abx500.h1 /* SPDX-License-Identifier: GPL-2.0 */
34 * struct abx500_function - ABx500 pinctrl mux function
36 * @groups: An array of pin groups that may select this function.
46 * struct abx500_pingroup - describes a ABx500 pin group
49 * from the driver-local pin enumeration space
73 #define UNUSED -1
78 * @alt_bit1: First AlternateFunction bit used to select the
80 * @alt_bit2: Second AlternateFunction bit used to select the
84 * coherency on how to select the altA, altB and altC
87 * @alta_val: value to write in alternatfunc to select altA function
[all …]
/openbmc/linux/drivers/net/mdio/
H A DKconfig1 # SPDX-License-Identifier: GPL-2.0-only
20 loadable module or built-in.
25 select FIXED_PHY
33 select FIXED_PHY
58 tristate "APM X-Gene SoC MDIO bus controller"
62 APM X-Gene SoC's.
72 third revision of the ASPEED MDIO register interface - the first two
109 tristate "GPIO lib-based bitbanged MDIO buses"
113 Supports GPIO lib-based MDIO busses.
116 will be called mdio-gpio.
[all …]
/openbmc/linux/Documentation/devicetree/bindings/clock/
H A Dgpio-mux-clock.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/clock/gpio-mux-clock.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
7 title: Simple GPIO clock multiplexer
10 - Sergej Sawazki <ce3a@gmx.de>
14 const: gpio-mux-clock
18 - description: First parent clock
19 - description: Second parent clock
21 '#clock-cells':
[all …]
/openbmc/linux/Documentation/devicetree/bindings/usb/
H A Dgpio-sbu-mux.yaml1 # SPDX-License-Identifier: GPL-2.0-only OR BSD-2-Clause
3 ---
4 $id: http://devicetree.org/schemas/usb/gpio-sbu-mux.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
7 title: GPIO-based SBU mux
10 - Bjorn Andersson <andersson@kernel.org>
13 In USB Type-C applications the SBU lines needs to be connected, disconnected
15 a family of hardware solutions which switches between these modes using GPIO
21 - enum:
22 - onnn,fsusb43l10x
[all …]
/openbmc/openbmc/meta-facebook/meta-harma/recipes-phosphor/flash/phosphor-software-manager/
H A Dbios-update3 # shellcheck source=meta-facebook/recipes-fb/obmc_functions/files/fb-common-functions
4 source /usr/libexec/fb-common-functions
5 # shellcheck source=meta-facebook/meta-harma/recipes-phosphor/state/phosphor-state-manager/power-cmd
6 source /usr/libexec/phosphor-state-manager/power-cmd
11 SPI_DEV=$(find /sys/bus/spi/devices/ -type l -exec sh -c 'readlink "$1" | grep -q "1e631000.spi" &&…
12 SPI_PATH="/sys/bus/spi/drivers/spi-nor"
16 echo "switch bios GPIO to bmc"
17 # bmc-spi-mux-select-0: 1:BMC / 0:CPU
18 set_gpio bmc-spi-mux-select-0 1
24 echo "switch bios GPIO to CPU"
[all …]
/openbmc/u-boot/drivers/i2c/muxes/
H A DKconfig5 This enables I2C buses to be multiplexed, so that you can select
7 bus select is handled automatically when that bus is accessed,
14 This enables I2C buses to be multiplexed, so that you can select
16 bus select is handled automatically when that bus is accessed,
20 bool "GPIO-based I2C arbitration"
26 a GPIO.
39 tristate "GPIO-based I2C multiplexer"
43 a GPIO based I2C multiplexer. This driver provides access to
45 through GPIO pins.

12345678910>>...44