Home
last modified time | relevance | path

Searched +full:csi +full:- +full:in (Results 1 – 25 of 349) sorted by relevance

12345678910>>...14

/openbmc/linux/drivers/media/platform/nxp/
H A Dimx7-media-csi.c1 // SPDX-License-Identifier: GPL-2.0
3 * V4L2 Capture CSI Subdev for Freescale i.MX6UL/L / i.MX7 SOC
25 #include <media/v4l2-device.h>
26 #include <media/v4l2-fwnode.h>
27 #include <media/v4l2-ioctl.h>
28 #include <media/v4l2-mc.h>
29 #include <media/v4l2-subdev.h>
30 #include <media/videobuf2-dma-contig.h>
36 /* csi control reg 1 */
91 /* csi status reg */
[all …]
/openbmc/linux/drivers/media/platform/sunxi/sun4i-csi/
H A Dsun4i_dma.c1 // SPDX-License-Identifier: GPL-2.0+
4 * Copyright (C) 2016-2019 Bootlin
14 #include <media/videobuf2-dma-contig.h>
15 #include <media/videobuf2-v4l2.h>
36 static void sun4i_csi_capture_start(struct sun4i_csi *csi) in sun4i_csi_capture_start() argument
38 writel(CSI_CPT_CTRL_VIDEO_START, csi->regs + CSI_CPT_CTRL_REG); in sun4i_csi_capture_start()
41 static void sun4i_csi_capture_stop(struct sun4i_csi *csi) in sun4i_csi_capture_stop() argument
43 writel(0, csi->regs + CSI_CPT_CTRL_REG); in sun4i_csi_capture_stop()
52 struct sun4i_csi *csi = vb2_get_drv_priv(vq); in sun4i_csi_queue_setup() local
53 unsigned int num_planes = csi->fmt.num_planes; in sun4i_csi_queue_setup()
[all …]
/openbmc/linux/Documentation/devicetree/bindings/media/xilinx/
H A Dxlnx,csi2rxss.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
7 title: Xilinx MIPI CSI-2 Receiver Subsystem
10 - Vishal Sagar <vishal.sagar@amd.com>
13 The Xilinx MIPI CSI-2 Receiver Subsystem is used to capture MIPI CSI-2
16 The subsystem consists of a MIPI D-PHY in slave mode which captures the
17 data packets. This is passed along the MIPI CSI-2 Rx IP which extracts the
20 For more details, please refer to PG232 Xilinx MIPI CSI-2 Receiver Subsystem.
21 Please note that this bindings includes only the MIPI CSI-2 Rx controller
[all …]
/openbmc/linux/drivers/spi/
H A Dspi-rzv2m-csi.c1 // SPDX-License-Identifier: GPL-2.0-or-later
3 * Renesas RZ/V2M Clocked Serial Interface (CSI) driver
21 #define CSI_MODE 0x00 /* CSI mode control */
22 #define CSI_CLKSEL 0x04 /* CSI clock select */
23 #define CSI_CNT 0x08 /* CSI control */
24 #define CSI_INT 0x0C /* CSI interrupt status */
25 #define CSI_IFIFOL 0x10 /* CSI receive FIFO level display */
26 #define CSI_OFIFOL 0x14 /* CSI transmit FIFO level display */
27 #define CSI_IFIFO 0x18 /* CSI receive window */
28 #define CSI_OFIFO 0x1C /* CSI transmit window */
[all …]
/openbmc/linux/drivers/staging/media/atomisp/pci/hive_isp_css_include/host/
H A Dcsi_rx_public.h1 /* SPDX-License-Identifier: GPL-2.0 */
10 * This program is distributed in the hope it will be useful, but WITHOUT
26 * @brief Get the csi rx frontend state.
27 * Get the state of the csi rx frontend regiester-set.
29 * @param[in] id The global unique ID of the csi rx fe controller.
30 * @param[out] state Point to the register-state.
36 * @brief Dump the csi rx frontend state.
37 * Dump the state of the csi rx frontend regiester-set.
39 * @param[in] id The global unique ID of the csi rx fe controller.
40 * @param[in] state Point to the register-state.
[all …]
/openbmc/linux/Documentation/devicetree/bindings/misc/
H A Difm-csi.txt4 - compatible: "ifm,o2d-csi"
5 - reg: specifies sensor chip select number and associated address range
6 - interrupts: external interrupt line number and interrupt sense mode
8 - gpios: three gpio-specifiers for "capture", "reset" and "master enable"
9 GPIOs (strictly in this order).
10 - ifm,csi-clk-handle: the phandle to a node in the DT describing the sensor
12 - ifm,csi-addr-bus-width: address bus width (valid values are 16, 24, 25)
13 - ifm,csi-data-bus-width: data bus width (valid values are 8 and 16)
14 - ifm,csi-wait-cycles: sensor bus wait cycles
17 - ifm,csi-byte-swap: if this property is present, the byte swapping on
[all …]
/openbmc/linux/Documentation/admin-guide/media/
H A Dimx.rst1 .. SPDX-License-Identifier: GPL-2.0
7 ------------
15 - Image DMA Controller (IDMAC)
16 - Camera Serial Interface (CSI)
17 - Image Converter (IC)
18 - Sensor Multi-FIFO Controller (SMFC)
19 - Image Rotator (IRT)
20 - Video De-Interlacing or Combining Block (VDIC)
26 re-ordering (for example UYVY to YUYV) within the same colorspace, and
27 packed <--> planar conversion. The IDMAC can also perform a simple
[all …]
H A Dimx7.rst1 .. SPDX-License-Identifier: GPL-2.0
7 ------------
14 - CMOS Sensor Interface (CSI)
15 - Video Multiplexer
16 - MIPI CSI-2 Receiver
18 .. code-block:: none
20 MIPI Camera Input ---> MIPI CSI-2 --- > |\
24 | U | ------> CSI ---> Capture
27 Parallel Camera Input ----------------> | /
34 --------
[all …]
/openbmc/linux/drivers/staging/media/tegra-video/
H A Dcsi.c1 // SPDX-License-Identifier: GPL-2.0-only
16 #include <media/v4l2-fwnode.h>
18 #include "csi.h"
35 * CSI is a separate subdevice which has 6 source pads to generate
36 * test pattern. CSI subdevice pad ops are used only for TPG and
70 return -ENOIOCTLCMD; in csi_enum_bus_code()
72 if (code->index >= ARRAY_SIZE(tegra_csi_tpg_fmts)) in csi_enum_bus_code()
73 return -EINVAL; in csi_enum_bus_code()
75 code->code = tegra_csi_tpg_fmts[code->index].code; in csi_enum_bus_code()
87 return -ENOIOCTLCMD; in csi_get_format()
[all …]
H A Dtegra210.c1 // SPDX-License-Identifier: GPL-2.0-only
8 * VI and CSI SoC specific data, operations and registers accessors.
17 #include "csi.h"
40 /* Tegra210 VI CSI registers */
64 /* Tegra210 CSI Pixel Parser registers: Starts from 0x838, offset 0x0 */
92 /* Tegra210 CSI PHY registers */
150 writel_relaxed(val, chan->vi->iomem + addr); in tegra_vi_write()
155 return readl_relaxed(chan->vi->iomem + addr); in tegra_vi_read()
164 vi_csi_base = chan->vi->iomem + TEGRA210_VI_CSI_BASE(portno); in vi_csi_write()
174 vi_csi_base = chan->vi->iomem + TEGRA210_VI_CSI_BASE(portno); in vi_csi_read()
[all …]
H A Dcsi.h1 /* SPDX-License-Identifier: GPL-2.0-only */
9 #include <media/media-entity.h>
10 #include <media/v4l2-async.h>
11 #include <media/v4l2-subdev.h>
14 * Each CSI brick supports max of 4 lanes that can be used as either
15 * one x4 port using both CILA and CILB partitions of a CSI brick or can
22 /* Maximum 2 CSI x4 ports can be ganged up for streaming */
25 /* each CSI channel can have one sink and one source pads */
42 * struct tegra_csi_channel - Tegra CSI channel
48 * @csi: Tegra CSI device structure
[all …]
/openbmc/linux/drivers/media/platform/rockchip/rkisp1/
H A Drkisp1-csi.c1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT)
3 * Rockchip ISP1 Driver - CSI-2 Receiver
16 #include <linux/phy/phy-mipi-dphy.h>
18 #include <media/v4l2-ctrls.h>
19 #include <media/v4l2-fwnode.h>
21 #include "rkisp1-common.h"
22 #include "rkisp1-csi.h"
34 rkisp1_csi_get_pad_fmt(struct rkisp1_csi *csi, in rkisp1_csi_get_pad_fmt() argument
39 .pads = csi->pad_cfg in rkisp1_csi_get_pad_fmt()
42 lockdep_assert_held(&csi->lock); in rkisp1_csi_get_pad_fmt()
[all …]
/openbmc/linux/drivers/media/platform/renesas/rcar-vin/
H A Drcar-vin.h1 /* SPDX-License-Identifier: GPL-2.0+ */
3 * Driver for Renesas R-Car VIN
6 * Copyright (C) 2011-2013 Renesas Solutions Corp.
10 * Based on the soc-camera rcar_vin driver
18 #include <media/v4l2-async.h>
19 #include <media/v4l2-ctrls.h>
20 #include <media/v4l2-dev.h>
21 #include <media/v4l2-device.h>
22 #include <media/v4l2-fwnode.h>
23 #include <media/videobuf2-v4l2.h>
[all …]
/openbmc/linux/drivers/staging/media/atomisp/pci/
H A Dia_css_irq.h1 /* SPDX-License-Identifier: GPL-2.0 */
10 * This program is distributed in the hope it will be useful, but WITHOUT
32 IA_CSS_IRQ_TYPE_PULSE /** Pulse-shaped interrupt */
36 * When the CSS hardware generates an interrupt, a function in this API
53 /** the FIFO in the csi receiver has overflown */
61 /** One or more events are available in the PSYS event queue */
65 /** the css receiver received a change in side band signals */
77 /** the stream-to-memory device has encountered an error */
87 /** the input system in in error */
89 /** the input formatter in in error */
[all …]
/openbmc/linux/Documentation/devicetree/bindings/soc/imx/
H A Dfsl,imx8mm-disp-blk-ctrl.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/soc/imx/fsl,imx8mm-disp-blk-ctrl.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
7 title: NXP i.MX8MM DISP blk-ctrl
10 - Lucas Stach <l.stach@pengutronix.de>
13 The i.MX8MM DISP blk-ctrl is a top-level peripheral providing access to
14 the NoC and ensuring proper power sequencing of the display and MIPI CSI
15 peripherals located in the DISP domain of the SoC.
20 - const: fsl,imx8mm-disp-blk-ctrl
[all …]
/openbmc/linux/Documentation/devicetree/bindings/media/
H A Dti,omap3isp.txt4 The DT definitions can be found in include/dt-bindings/media/omap3-isp.h.
9 compatible : must contain "ti,omap3-isp"
14 CSI PHYs and receivers registers.
17 syscon : the phandle and register offset to the Complex I/O or CSI-PHY
19 ti,phy-type : 0 -- OMAP3ISP_PHY_TYPE_COMPLEX_IO (e.g. 3430)
20 1 -- OMAP3ISP_PHY_TYPE_CSIPHY (e.g. 3630)
21 #clock-cells : Must be 1 --- the ISP provides two external clocks,
24 clock bindings in ../clock/clock-bindings.txt.
27 ---------------------
29 More documentation on these bindings is available in
[all …]
H A Dimx.txt5 ---------------------------
12 - compatible : "fsl,imx-capture-subsystem";
13 - ports : Should contain a list of phandles pointing to camera
18 capture-subsystem {
19 compatible = "fsl,imx-capture-subsystem";
25 --------------
27 This is the device node for the MIPI CSI-2 Receiver core in the i.MX
28 SoC. This is a Synopsys Designware MIPI CSI-2 host controller core
29 combined with a D-PHY core mixed into the same register block. In
30 addition this device consists of an i.MX-specific "CSI2IPU gasket"
[all …]
/openbmc/linux/Documentation/devicetree/bindings/phy/
H A Drockchip-inno-csi-dphy.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/phy/rockchip-inno-csi-dphy.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
7 title: Rockchip SoC MIPI RX0 D-PHY
10 - Heiko Stuebner <heiko@sntech.de>
13 The Rockchip SoC has a MIPI CSI D-PHY based on an Innosilicon IP which
14 connects to the ISP1 (Image Signal Processing unit v1.0) for CSI cameras.
19 - rockchip,px30-csi-dphy
20 - rockchip,rk1808-csi-dphy
[all …]
/openbmc/linux/Documentation/devicetree/bindings/media/i2c/
H A Dtoshiba,tc358746.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Marco Felsch <kernel@pengutronix.de>
12 description: |-
13 The Toshiba TC358746 converts a parallel video stream into a MIPI CSI-2
14 stream. The direction can be either parallel-in -> csi-out or csi-in ->
15 parallel-out The chip is programmable through I2C and SPI but the SPI
16 interface is only supported in parallel-in -> csi-out mode.
19 parallel-in -> csi-out path.
[all …]
/openbmc/linux/drivers/staging/media/atomisp/pci/css_2401_system/host/
H A Dcsi_rx_private.h1 /* SPDX-License-Identifier: GPL-2.0 */
10 * This program is distributed in the hope it will be useful, but WITHOUT
42 assert(CSI_RX_FE_CTRL_BASE[ID] != (hrt_address)-1); in csi_rx_fe_ctrl_reg_load()
57 assert(CSI_RX_FE_CTRL_BASE[ID] != (hrt_address)-1); in csi_rx_fe_ctrl_reg_store()
72 assert(CSI_RX_BE_CTRL_BASE[ID] != (hrt_address)-1); in csi_rx_be_ctrl_reg_load()
87 assert(CSI_RX_BE_CTRL_BASE[ID] != (hrt_address)-1); in csi_rx_be_ctrl_reg_store()
101 * @brief Get the state of the csi rx fe dlane process.
109 dlane_state->termen = in csi_rx_fe_ctrl_get_dlane_state()
111 dlane_state->settle = in csi_rx_fe_ctrl_get_dlane_state()
116 * @brief Get the csi rx fe state.
[all …]
/openbmc/linux/include/media/i2c/
H A Dtc358743.h1 /* SPDX-License-Identifier: GPL-2.0-only */
3 * tc358743 - Toshiba HDMI to CSI-2 bridge
10 * REF_01 - Toshiba, TC358743XBG (H2C), Functional Specification, Rev 0.60
11 * REF_02 - Toshiba, TC358743XBG_HDMI-CSI_Tv11p_nm.xls
37 * Sets DDC5V_MODE in register DDC_CTL.
46 * level to somewhere in the middle (e.g. 300), so it can cover speed
47 * mismatches in input and output ports.
55 /* CSI
56 * Calculate CSI parameters with REF_02 for the highest resolution your
57 * CSI interface can handle. The driver will adjust the number of CSI
[all …]
/openbmc/linux/Documentation/driver-api/media/
H A Dtx-rx.rst1 .. SPDX-License-Identifier: GPL-2.0
3 .. _transmitter-receiver:
9 these devices include a camera sensor, a TV tuner and a parallel or a CSI-2
10 receiver in an SoC.
13 ---------
17 MIPI CSI-2
20 CSI-2 is a data bus intended for transferring images from cameras to
31 .. _`BT.656`: https://en.wikipedia.org/wiki/ITU-R_BT.656
34 -------------------
43 See :ref:`v4l2-mbus-pixelcode`.
[all …]
/openbmc/linux/drivers/staging/greybus/
H A Dgb-camera.h1 /* SPDX-License-Identifier: GPL-2.0 */
10 #include <linux/v4l2-mediabus.h>
18 * struct gb_camera_stream - Represents greybus camera stream.
19 * @width: Stream width in pixels.
20 * @height: Stream height in pixels.
22 * @vc: MIPI CSI virtual channel.
23 * @dt: MIPI CSI data types. Most formats use a single data type, in which case
25 * @max_size: Maximum size of a frame in bytes. The camera module guarantees
40 * struct gb_camera_csi_params - CSI configuration parameters
41 * @num_lanes: number of CSI data lanes
[all …]
/openbmc/linux/drivers/staging/media/imx/
H A Dimx-media-csi.c1 // SPDX-License-Identifier: GPL-2.0+
3 * V4L2 Capture CSI Subdev for Freescale i.MX5/6 SOC
5 * Copyright (c) 2014-2017 Mentor Graphics Inc.
15 #include <media/v4l2-ctrls.h>
16 #include <media/v4l2-device.h>
17 #include <media/v4l2-event.h>
18 #include <media/v4l2-fwnode.h>
19 #include <media/v4l2-mc.h>
20 #include <media/v4l2-subdev.h>
21 #include <media/videobuf2-dma-contig.h>
[all …]
/openbmc/linux/include/video/
H A Dimx-ipu-v3.h2 * Copyright 2005-2009 Freescale Semiconductor, Inc.
8 * http://www.opensource.org/licenses/lgpl-license.html
21 #include <media/v4l2-mediabus.h>
56 * Enumeration of CSI destinations
83 /* 90-degree rotations require the IRT unit */
120 * NOTE: channels 6,7 are unused in the IPU and are not IDMAC channels,
121 * but the direct CSI->VDI linking is handled the same way as IDMAC
122 * channel linking in the FSU via the IPU_FS_PROC_FLOW registers, so
123 * these channel names are used to support the direct CSI->VDI link.
183 return -EINVAL; in ipu_channel_alpha_channel()
[all …]

12345678910>>...14