| /openbmc/linux/include/dt-bindings/clock/ |
| H A D | exynos5410.h | 36 #define CLK_UART0 257 macro
|
| H A D | actions,s500-cmu.h | 58 #define CLK_UART0 38 macro
|
| H A D | actions,s700-cmu.h | 58 #define CLK_UART0 36 macro
|
| H A D | actions,s900-cmu.h | 85 #define CLK_UART0 67 macro
|
| H A D | pistachio-clk.h | 39 #define CLK_UART0 48 macro
|
| H A D | exynos5250.h | 93 #define CLK_UART0 289 macro
|
| H A D | s5pv210.h | 161 #define CLK_UART0 143 macro
|
| H A D | exynos5420.h | 66 #define CLK_UART0 257 macro
|
| H A D | exynos4.h | 150 #define CLK_UART0 312 macro
|
| H A D | exynos3250.h | 222 #define CLK_UART0 216 macro
|
| H A D | sprd,ums512-clk.h | 139 #define CLK_UART0 11 macro
|
| H A D | sprd,sc9860-clk.h | 85 #define CLK_UART0 2 macro
|
| /openbmc/linux/Documentation/devicetree/bindings/serial/ |
| H A D | sprd-uart.yaml | 72 clocks = <&clk_ap_apb_gates 9>, <&clk_uart0>, <&ext_26m>;
|
| /openbmc/linux/drivers/clk/actions/ |
| H A D | owl-s700.c | 282 static OWL_COMP_DIV(clk_uart0, "uart0", uart_clk_mux_p,
445 &clk_uart0.common,
528 [CLK_UART0] = &clk_uart0.common.hw,
|
| /openbmc/linux/drivers/clk/hisilicon/ |
| H A D | clk-hi3519.c | 58 { HI3519_UART0_CLK, "clk_uart0", "24m",
|
| H A D | crg-hi3516cv300.c | 87 { HI3516CV300_UART0_CLK, "clk_uart0", "uart_mux", CLK_SET_RATE_PARENT,
|
| H A D | crg-hi3798cv200.c | 285 { HISTB_UART0_CLK, "clk_uart0", "75m",
|
| /openbmc/linux/arch/arm/boot/dts/samsung/ |
| H A D | s5pv210.dtsi | 319 clocks = <&clocks CLK_UART0>, <&clocks CLK_UART0>,
|
| H A D | exynos5410.dtsi | 340 clocks = <&clock CLK_UART0>, <&clock CLK_SCLK_UART0>;
|
| /openbmc/linux/arch/arm64/boot/dts/actions/ |
| H A D | s700.dtsi | 119 clocks = <&cmu CLK_UART0>;
|
| H A D | s900.dtsi | 125 clocks = <&cmu CLK_UART0>;
|
| /openbmc/linux/arch/arm64/boot/dts/sprd/ |
| H A D | whale2.dtsi | 80 <&ap_clk CLK_UART0>, <&ext_26m>;
|
| /openbmc/linux/arch/arm/boot/dts/actions/ |
| H A D | owl-s500.dtsi | 136 clocks = <&cmu CLK_UART0>;
|
| /openbmc/linux/drivers/clk/samsung/ |
| H A D | clk-exynos5410.c | 200 GATE(CLK_UART0, "uart0", "aclk66", GATE_IP_PERIC, 0, 0, 0),
|
| /openbmc/linux/drivers/clk/pistachio/ |
| H A D | clk-pistachio.c | 35 GATE(CLK_UART0, "uart0", "uart0_div", 0x104, 16),
|