Home
last modified time | relevance | path

Searched +full:clear +full:- +full:bit (Results 1 – 25 of 1050) sorted by relevance

12345678910>>...42

/openbmc/linux/Documentation/userspace-api/media/cec/
H A Dcec-pin-error-inj.rst1 .. SPDX-License-Identifier: GFDL-1.1-no-invariants-or-later
9 has low-level support for the CEC bus. Most hardware today will have
10 high-level CEC support where the hardware deals with driving the CEC bus,
19 Currently only the cec-gpio driver (when the CEC line is directly
20 connected to a pull-up GPIO line) and the AllWinner A10/A20 drm driver
25 now an ``error-inj`` file.
32 With ``cat error-inj`` you can see both the possible commands and the current
35 $ cat /sys/kernel/debug/cec/cec0/error-inj
36 # Clear error injections:
37 # clear clear all rx and tx error injections
[all …]
/openbmc/phosphor-dbus-interfaces/yaml/org/open_power/Control/TPM/
H A DSecurityKeys.interface.yaml2 Settings to clear or reset the security keys.
5 - name: ClearHostSecurityKeys
8 This is a bit mask used to specify clearing different security keys or
11 conditions will be checked by the host to clear/reset the sensitive
15 be zero. The end operation is determined by the bit value set and some
16 of the customer use cases which maps to bit value are
18 Bit 0 - Clear All : Clear/reset all the sensitive data controlled by
20 data to re-enable the affected functions if required
21 Bit 1 - Clear OS PK : This directs OPAL to clear the OS platform key
22 Bit 2 - Clear PEF SSO : This directs OPAL/PEF to clear the
[all …]
/openbmc/linux/fs/ntfs/
H A Dbitmap.h1 /* SPDX-License-Identifier: GPL-2.0-or-later */
3 * bitmap.h - Defines for NTFS kernel bitmap handling. Part of the Linux-NTFS
22 * ntfs_bitmap_set_bits_in_run - set a run of bits in a bitmap to a value
24 * @start_bit: first bit to set
28 * Set @count bits starting at bit @start_bit in the bitmap described by the
31 * Return 0 on success and -errno on error.
41 * ntfs_bitmap_set_run - set a run of bits in a bitmap
43 * @start_bit: first bit to set
46 * Set @count bits starting at bit @start_bit in the bitmap described by the
49 * Return 0 on success and -errno on error.
[all …]
/openbmc/linux/drivers/media/cec/core/
H A Dcec-pin-error-inj.c1 // SPDX-License-Identifier: GPL-2.0-only
10 #include <media/cec-pin.h>
11 #include "cec-pin-priv.h"
20 { CEC_ERROR_INJ_RX_NACK_OFFSET, -1, "rx-nack" },
22 CEC_ERROR_INJ_RX_LOW_DRIVE_ARG_IDX, "rx-low-drive" },
23 { CEC_ERROR_INJ_RX_ADD_BYTE_OFFSET, -1, "rx-add-byte" },
24 { CEC_ERROR_INJ_RX_REMOVE_BYTE_OFFSET, -1, "rx-remove-byte" },
26 CEC_ERROR_INJ_RX_ARB_LOST_ARG_IDX, "rx-arb-lost" },
28 { CEC_ERROR_INJ_TX_NO_EOM_OFFSET, -1, "tx-no-eom" },
29 { CEC_ERROR_INJ_TX_EARLY_EOM_OFFSET, -1, "tx-early-eom" },
[all …]
/openbmc/linux/include/linux/
H A Dwait_bit.h1 /* SPDX-License-Identifier: GPL-2.0 */
6 * Linux wait-bit related types and methods:
21 #define __WAIT_BIT_KEY_INITIALIZER(word, bit) \ argument
22 { .flags = word, .bit_nr = bit, }
26 void __wake_up_bit(struct wait_queue_head *wq_head, void *word, int bit);
29 void wake_up_bit(void *word, int bit);
33 struct wait_queue_head *bit_waitqueue(void *word, int bit);
38 #define DEFINE_WAIT_BIT(name, word, bit) \ argument
40 .key = __WAIT_BIT_KEY_INITIALIZER(word, bit), \
55 * wait_on_bit - wait for a bit to be cleared
[all …]
/openbmc/linux/include/asm-generic/bitops/
H A Dinstrumented-lock.h1 /* SPDX-License-Identifier: GPL-2.0 */
4 * This file provides wrappers with sanitizer instrumentation for bit
8 * the below bit operations with an arch_ prefix (e.g. arch_set_bit(),
17 * clear_bit_unlock - Clear a bit in memory, for unlock
18 * @nr: the bit to set
31 * __clear_bit_unlock - Clears a bit in memory
32 * @nr: Bit to clear
35 * This is a non-atomic operation but implies a release barrier before the
47 * test_and_set_bit_lock - Set a bit and return its old value, for lock
48 * @nr: Bit to set
[all …]
H A Dlock.h1 /* SPDX-License-Identifier: GPL-2.0 */
10 * arch_test_and_set_bit_lock - Set a bit and return its old value, for lock
11 * @nr: Bit to set
16 * It can be used to implement bit locks.
34 * arch_clear_bit_unlock - Clear a bit in memory, for unlock
35 * @nr: the bit to set
48 * arch___clear_bit_unlock - Clear a bit in memory, for unlock
49 * @nr: the bit to set
70 * arch_clear_bit_unlock_is_negative_byte - Clear a bit in memory and test if bottom
72 * @nr: the bit to clear
[all …]
/openbmc/linux/include/uapi/linux/
H A Dpps.h1 /* SPDX-License-Identifier: GPL-2.0+ WITH Linux-syscall-note */
5 * Copyright (C) 2005-2009 Rodolfo Giometti <giometti@linux.it>
31 /* Implementation note: the logical states ``assert'' and ``clear''
33 * means the bit is set. */
43 /* 32-bit vs. 64-bit compatibility.
69 __u32 clear_sequence; /* seq. num. of clear event */
71 struct pps_ktime clear_tu; /* time of clear event */
77 __u32 clear_sequence; /* seq. num. of clear event */
79 struct pps_ktime_compat clear_tu; /* time of clear event */
87 struct pps_ktime clear_off_tu; /* offset compensation for clear */
[all …]
/openbmc/qemu/hw/audio/
H A Dgusemu_hal.c2 * GUSEMU32 - bus interface part
4 * Copyright (C) 2000-2007 Tibor "TS" Schütz
43 gusptr = state->gusdatapos; in gus_read()
53 /* dma bit set in gus_dma_transferdata */ in gus_read()
73 return GUSregb(IRQ_2xB); /* control register select bit */ in gus_read()
76 /* case 1-5: */ /* general purpose emulation regs */ in gus_read()
90 /* case 0x20D: */ /* SB2xD is write only -> 2xE writes to it*/ in gus_read()
95 GUS_irqrequest(state, state->gusirq, 1); in gus_read()
99 /*set/clear fixed bits */ in gus_read()
119 if (state->gusdma >= 4) in gus_read()
[all …]
/openbmc/linux/arch/powerpc/mm/book3s32/
H A Dhash_low.S1 /* SPDX-License-Identifier: GPL-2.0-or-later */
4 * Copyright (C) 1995-1996 Gary Thomas (gdt@linuxppc.org)
8 * Low-level exception handlers and MMU support
12 * This file contains low-level assembler routines for managing
25 #include <asm/asm-offsets.h>
26 #include <asm/feature-fixups.h>
27 #include <asm/code-patching-asm.h>
41 * r9 contains the SRR1 value, from which we use the MSR_PR bit.
47 * Uses r0, r3 - r6, r8, r10, ctr, lr.
52 lis r8, (mmu_hash_lock - PAGE_OFFSET)@h
[all …]
/openbmc/linux/arch/m68k/fpsp040/
H A Dround.S21 | round --- round result according to precision/mode
36 | a0 is preserved and the g-r-s bits in d0 are cleared.
37 | The result is not typed - the tag field is invalid. The
40 | The INEX bit of USER_FPSR will be set if the rounded result was
41 | inexact (i.e. if any of the g-r-s bits were set).
51 | ;the appropriate g-r-s bits.
112 | If (g=1), then add 1 to l and if (r=s=0), then clear l
117 asll #1,%d0 |shift g-bit to c-bit
124 | ext_grs --- extract guard, round and sticky bits
144 moveml %d2/%d3,-(%a7) |make some temp registers
[all …]
/openbmc/linux/arch/sh/kernel/cpu/sh3/
H A Dserial-sh7720.c1 // SPDX-License-Identifier: GPL-2.0
14 if (port->mapbase == 0xa4430000) { /* SCIF0 */ in sh7720_sci_init_pins()
15 /* Clear PTCR bit 9-2; enable all scif pins but sck */ in sh7720_sci_init_pins()
18 } else if (port->mapbase == 0xa4438000) { /* SCIF1 */ in sh7720_sci_init_pins()
19 /* Clear PVCR bit 9-2 */ in sh7720_sci_init_pins()
24 if (port->mapbase == 0xa4430000) { /* SCIF0 */ in sh7720_sci_init_pins()
25 /* Clear PTCR bit 5-2; enable only tx and rx */ in sh7720_sci_init_pins()
28 } else if (port->mapbase == 0xa4438000) { /* SCIF1 */ in sh7720_sci_init_pins()
29 /* Clear PVCR bit 5-2 */ in sh7720_sci_init_pins()
/openbmc/linux/arch/ia64/include/asm/
H A Dbitops.h1 /* SPDX-License-Identifier: GPL-2.0 */
6 * Copyright (C) 1998-2003 Hewlett-Packard Co
7 * David Mosberger-Tang <davidm@hpl.hp.com>
23 * set_bit - Atomically set a bit in memory
24 * @nr: the bit to set
30 * restricted to acting on a single-word quantity.
34 * operate on hw-defined data-structures, so we can't easily change these
37 * bit 0 is the LSB of addr; bit 32 is the LSB of (addr+1).
42 __u32 bit, old, new; in set_bit() local
47 bit = 1 << (nr & 31); in set_bit()
[all …]
/openbmc/linux/arch/riscv/include/asm/
H A Dbitops.h1 /* SPDX-License-Identifier: GPL-2.0-only */
18 #include <asm-generic/bitops/__ffs.h>
19 #include <asm-generic/bitops/ffz.h>
20 #include <asm-generic/bitops/fls.h>
21 #include <asm-generic/bitops/__fls.h>
22 #include <asm-generic/bitops/fls64.h>
23 #include <asm-generic/bitops/sched.h>
24 #include <asm-generic/bitops/ffs.h>
26 #include <asm-generic/bitops/hweight.h>
65 * test_and_set_bit - Set a bit and return its old value
[all …]
/openbmc/linux/include/linux/mailbox/
H A Dmtk-cmdq-mailbox.h1 /* SPDX-License-Identifier: GPL-2.0 */
14 #define CMDQ_INST_SIZE 8 /* instruction is 64-bit */
19 #define CMDQ_WFE_UPDATE BIT(31)
20 #define CMDQ_WFE_UPDATE_VALUE BIT(16)
21 #define CMDQ_WFE_WAIT BIT(15)
26 * bit 0-11: wait value
27 * bit 15: 1 - wait, 0 - no wait
28 * bit 16-27: update value
29 * bit 31: 1 - update, 0 - no update
47 * wait for event and clear
[all …]
/openbmc/linux/arch/powerpc/kernel/
H A Dcpu_setup_ppc970.S1 /* SPDX-License-Identifier: GPL-2.0-or-later */
11 #include <asm/asm-offsets.h>
21 * pages are enabled with HID4:61 and clear HID5:DCBZ_size and
26 rldimi r3,r0,40,23 /* clear bit 23 (rm_ci) */
27 rldimi r3,r0,2,61 /* clear bit 61 (lg_pg_en) */
33 rldimi r3,r0,6,56 /* clear bits 56 & 57 (DCBZ*) */
41 li r3,0x1200 /* enable i-fetch cacheability */
48 /* Clear HIOR */
51 mtspr SPRN_HIOR,0 /* Clear interrupt prefix */
77 li r11,5 /* clear DOZE and SLEEP */
[all …]
/openbmc/linux/drivers/net/wireless/ti/wl1251/
H A Dacx.h1 /* SPDX-License-Identifier: GPL-2.0-only */
5 * Copyright (c) 1998-2007 Texas Instruments Incorporated
70 * bits 0 - 15: Reserved.
71 * bits 16 - 23: Version ID - The WiLink version ID
73 * bits 24 - 31: Chip ID - The WiLink chip ID.
93 /* 0 - Always active*/
94 /* 1 - Power down mode: light / fast sleep*/
95 /* 2 - ELP mode: Deep / Max sleep*/
188 * Bit Definition
191 * 13 Copy RX Status - when set, write three receive status words
[all …]
/openbmc/linux/drivers/comedi/drivers/
H A Dni_labpc_regs.h1 /* SPDX-License-Identifier: GPL-2.0 */
10 * Register map (all registers are 8-bit)
13 #define STAT1_DAVAIL BIT(0)
14 #define STAT1_OVERRUN BIT(1)
15 #define STAT1_OVERFLOW BIT(2)
16 #define STAT1_CNTINT BIT(3)
17 #define STAT1_GATA0 BIT(5)
18 #define STAT1_EXTGATA0 BIT(6)
21 #define CMD1_TWOSCMP BIT(3)
23 #define CMD1_SCANEN BIT(7)
[all …]
H A Dni_daq_700.c1 // SPDX-License-Identifier: GPL-2.0+
4 * Driver for DAQCard-700 DIO/AI
7 * COMEDI - Linux Control and Measurement Device Interface
13 * Description: National Instruments PCMCIA DAQCard-700
16 * Devices: [National Instruments] PCMCIA DAQ-Card-700 (ni_daq_700)
20 * The daqcard-700 appears in Comedi as a digital I/O subdevice (0) with
21 * 16 channels and a analog input subdevice (1) with 16 single-ended channels
24 * Digital: The channel 0 corresponds to the daqcard-700's output
25 * port, bit 0; channel 8 corresponds to the input port, bit 0.
27 * Digital direction configuration: channels 0-7 output, 8-15 input.
[all …]
/openbmc/u-boot/arch/sandbox/include/asm/
H A Dio.h1 /* SPDX-License-Identifier: GPL-2.0+ */
24 #include <asm-generic/io.h>
56 * Clear and set bits in one shot. These macros can be used to clear and
58 * also be used to set a multiple-bit bit pattern using a mask, by
59 * specifying the mask in the 'clear' parameter and the new bit pattern
83 #define clrbits(type, addr, clear) \ argument
84 out_##type((addr), in_##type(addr) & ~(clear))
89 #define clrsetbits(type, addr, clear, set) \ argument
90 out_##type((addr), (in_##type(addr) & ~(clear)) | (set))
92 #define clrbits_be32(addr, clear) clrbits(be32, addr, clear) argument
[all …]
/openbmc/u-boot/arch/m68k/include/asm/
H A Dio.h1 /* SPDX-License-Identifier: GPL-2.0+ */
5 * Copyright (C) 2004-2007, 2012 Freescale Semiconductor, Inc.
6 * TsiChung Liew (Tsi-Chung.Liew@freescale.com)
41 * The insw/outsw/insl/outsl macros don't do byte-swapping.
43 * are arrays of bytes, and byte-swapping is not appropriate in
44 * that case. - paulus
72 while (ns--) in _insb()
79 while (ns--) in _outsb()
86 while (ns--) in _insw()
93 while (ns--) { in _outsw()
[all …]
/openbmc/u-boot/arch/x86/include/asm/acpi/
H A Dirqlinks.asl1 /* SPDX-License-Identifier: GPL-2.0+ */
3 * Copyright (C) 2007-2009 coresystems GmbH
49 /* Clear the WordField */
52 /* Set the bit from PRTA */
63 /* Which bit is set? */
107 /* Clear the WordField */
110 /* Set the bit from PRTB */
121 /* Which bit is set? */
165 /* Clear the WordField */
168 /* Set the bit from PRTC */
[all …]
/openbmc/linux/drivers/usb/serial/
H A Dio_ti.h1 /* SPDX-License-Identifier: GPL-2.0+ */
4 * Copyright (C) 1997-2002 Inside Out Networks, Inc.
6 * Feb-16-2001 DMI Added I2C structure definitions
7 * May-29-2002 gkh Ported to Linux
109 /* Set or Clear DTR (wValue bit 0 Set/Clear) wIndex ModuleID (port) */
112 /* Set or Clear RTS (wValue bit 0 Set/Clear) wIndex ModuleID (port) */
115 /* Set or Clear LOOPBACK (wValue bit 0 Set/Clear) wIndex ModuleID (port) */
118 /* Set or Clear BREAK (wValue bit 0 Set/Clear) wIndex ModuleID (port) */
125 /* Read-write group */
155 u8 bDataBits; /* 5..8 - data bits per character */
/openbmc/u-boot/arch/arm/mach-davinci/
H A Dda850_lowlevel.c1 // SPDX-License-Identifier: GPL-2.0+
3 * SoC-specific lowlevel code for DA850
16 #include <asm/ti-common/davinci_nand.h>
40 clrbits_le32(&davinci_syscfg_regs->cfgchip0, PLL_MASTER_LOCK); in da850_pll_init()
43 * Set PLLENSRC '0',bit 5, PLL Enable(PLLEN) selection is controlled in da850_pll_init()
46 clrbits_le32(&reg->pllctl, PLLCTL_PLLENSRC); in da850_pll_init()
47 /* PLLCTL.EXTCLKSRC bit 9 should be left at 0 for Freon */ in da850_pll_init()
48 clrbits_le32(&reg->pllctl, PLLCTL_EXTCLKSRC); in da850_pll_init()
51 clrbits_le32(&reg->pllctl, PLLCTL_PLLEN); in da850_pll_init()
57 * Select the Clock Mode bit 8 as External Clock or On Chip in da850_pll_init()
[all …]
/openbmc/linux/lib/
H A Dstmp_device.c1 // SPDX-License-Identifier: GPL-2.0-or-later
5 * Copyright 2006-2007,2010 Freescale Semiconductor, Inc. All Rights Reserved.
22 * Clear the bit and poll it cleared. This is usually called with
23 * a reset address and mask being either SFTRST(bit 31) or CLKGATE
24 * (bit 30).
32 while ((readl(addr) & mask) && --timeout) in stmp_clear_poll_bit()
43 /* clear and poll SFTRST */ in stmp_reset_block()
48 /* clear CLKGATE */ in stmp_reset_block()
56 while ((!(readl(reset_addr) & STMP_MODULE_CLKGATE)) && --timeout) in stmp_reset_block()
61 /* clear and poll SFTRST */ in stmp_reset_block()
[all …]

12345678910>>...42