| /openbmc/linux/tools/testing/selftests/powerpc/ptrace/ |
| H A D | ptrace-vsx.h | 11 * unsigned long load[128]
13 int validate_vsx(unsigned long *vsx, unsigned long *load) in validate_vsx() argument
18 if (vsx[i] != load[2 * i + 1]) { in validate_vsx()
19 printf("vsx[%d]: %lx load[%d] %lx\n", in validate_vsx()
20 i, vsx[i], 2 * i + 1, load[2 * i + 1]); in validate_vsx()
29 * unsigned long load[128]
31 int validate_vmx(unsigned long vmx[][2], unsigned long *load) in validate_vmx() argument
37 if ((vmx[i][0] != load[64 + 2 * i]) || in validate_vmx()
38 (vmx[i][1] != load[65 + 2 * i])) { in validate_vmx()
39 printf("vmx[%d][0]: %lx load[%d] %lx\n", in validate_vmx()
[all …]
|
| /openbmc/linux/arch/sparc/lib/ |
| H A D | M7memcpy.S | 48 * load words, shift half words, store words; branch to finish_up
50 * load words, shift 3 bytes, store words; branch to finish_up
52 * load words, shift 1 byte, store words; branch to finish_up
116 #ifndef LOAD
117 #define LOAD(type,addr,dest) type [addr], dest macro
209 EX_LD(LOAD(ldub, %o4, %o4), memcpy_retl_o2_plus_o5) ! load one byte
236 EX_LD(LOAD(ldx, %o1, %o4), memcpy_retl_o2_plus_63) ! load
239 EX_LD(LOAD(ldx, %o1+8, %o3), memcpy_retl_o2_plus_63_56) ! a block of 64
241 EX_LD(LOAD(ldx, %o1+16, %o4), memcpy_retl_o2_plus_63_48)
243 EX_LD(LOAD(ldx, %o1+24, %o3), memcpy_retl_o2_plus_63_40)
[all …]
|
| H A D | U3memcpy.S | 40 #ifndef LOAD
41 #define LOAD(type,addr,dest) type [addr], dest macro
215 EX_LD_FP(LOAD(ldub, %o1 + 0x00, %o3), U3_retl_o2_plus_g2_plus_g1_plus_1)
227 EX_LD_FP(LOAD(ldd, %o1, %f4), U3_retl_o2_plus_g2)
228 1: EX_LD_FP(LOAD(ldd, %o1 + 0x8, %f6), U3_retl_o2_plus_g2)
236 EX_LD_FP(LOAD(ldd, %o1 + 0x8, %f4), U3_retl_o2_plus_g2)
244 3: LOAD(prefetch, %o1 + 0x000, #one_read)
245 LOAD(prefetch, %o1 + 0x040, #one_read)
247 LOAD(prefetch, %o1 + 0x080, #one_read)
248 LOAD(prefetch, %o1 + 0x0c0, #one_read)
[all …]
|
| H A D | NG4memcpy.S | 65 #ifndef LOAD
66 #define LOAD(type,addr,dest) type [addr], dest macro
130 1: EX_LD(LOAD(ldub, %o1 + 0x00, %g2), memcpy_retl_o2_plus_g1)
137 51: LOAD(prefetch, %o1 + 0x040, #n_reads_strong)
138 LOAD(prefetch, %o1 + 0x080, #n_reads_strong)
139 LOAD(prefetch, %o1 + 0x0c0, #n_reads_strong)
140 LOAD(prefetch, %o1 + 0x100, #n_reads_strong)
141 LOAD(prefetch, %o1 + 0x140, #n_reads_strong)
142 LOAD(prefetch, %o1 + 0x180, #n_reads_strong)
143 LOAD(prefetch, %o1 + 0x1c0, #n_reads_strong)
[all …]
|
| H A D | csum_copy.S | 27 #ifndef LOAD
28 #define LOAD(type,addr,dest) type [addr], dest macro
50 EX_LD(LOAD(ldub, %o0 + 0x00, %o4))
60 EX_LD(LOAD(lduh, %o0 + 0x00, %o5))
72 LOAD(prefetch, %o0 + 0x000, #n_reads)
78 LOAD(prefetch, %o0 + 0x040, #n_reads)
91 LOAD(prefetch, %o0 + 0x080, #n_reads)
94 LOAD(prefetch, %o0 + 0x0c0, #n_reads)
97 LOAD(prefetch, %o0 + 0x100, #n_reads)
105 LOAD(prefetch, %o0 + 0x140, #n_reads)
[all …]
|
| H A D | NG2memcpy.S | 50 #ifndef LOAD
51 #define LOAD(type,addr,dest) type [addr], dest macro
141 EX_LD_FP(LOAD(ldd, base + 0x00, %x0), NG2_retl_o2_plus_g1)
143 EX_LD_FP(LOAD(ldd, base + 0x00, %x0), NG2_retl_o2_plus_g1); \
144 EX_LD_FP(LOAD(ldd, base + 0x08, %x1), NG2_retl_o2_plus_g1);
146 EX_LD_FP(LOAD(ldd, base + 0x00, %x0), NG2_retl_o2_plus_g1); \
147 EX_LD_FP(LOAD(ldd, base + 0x08, %x1), NG2_retl_o2_plus_g1); \
148 EX_LD_FP(LOAD(ldd, base + 0x10, %x2), NG2_retl_o2_plus_g1);
150 EX_LD_FP(LOAD(ldd, base + 0x00, %x0), NG2_retl_o2_plus_g1); \
151 EX_LD_FP(LOAD(ldd, base + 0x08, %x1), NG2_retl_o2_plus_g1); \
[all …]
|
| /openbmc/linux/arch/alpha/include/asm/ |
| H A D | xor.h | 73 xor $0,$1,$0 # 7 cycles from $1 load \n\
130 xor $0,$1,$1 # 8 cycles from $0 load \n\
131 xor $3,$4,$4 # 6 cycles from $4 load \n\
132 xor $6,$7,$7 # 6 cycles from $7 load \n\
133 xor $21,$22,$22 # 5 cycles from $22 load \n\
135 xor $1,$2,$2 # 9 cycles from $2 load \n\
136 xor $24,$25,$25 # 5 cycles from $25 load \n\
138 xor $4,$5,$5 # 6 cycles from $5 load \n\
141 xor $7,$20,$20 # 7 cycles from $20 load \n\
143 xor $22,$23,$23 # 7 cycles from $23 load \n\
[all …]
|
| /openbmc/linux/tools/power/cpupower/bench/ |
| H A D | README-BENCH | 9 - Identify average reaction time of a governor to CPU load changes
34 You can specify load (100% CPU load) and sleep (0% CPU load) times in us which
38 load=25000
41 This part of the configuration file will create 25ms load/sleep turns,
48 Will increase load and sleep time by 25ms 5 times.
50 25ms load/sleep time repeated 20 times (cycles).
51 50ms load/sleep time repeated 20 times (cycles).
53 100ms load/sleep time repeated 20 times (cycles).
69 100% CPU load (load) | 0 % CPU load (sleep) | round
76 In round 1, ondemand should have rather static 50% load and probably
[all …]
|
| H A D | benchmark.c | 25 * to get the given load time
27 * @param load aimed load time in µs
32 unsigned int calculate_timespace(long load, struct config *config) in calculate_timespace() argument
41 printf("calibrating load of %lius, please wait...\n", load); in calculate_timespace()
50 /* approximation of the wanted load time by comparing with the in calculate_timespace()
53 rounds = (unsigned int)(load * estimated / timed); in calculate_timespace()
70 * generates a specific sleep an load time with the performance
88 load_time = config->load; in start_benchmark()
92 total_time += _round * (config->sleep + config->load); in start_benchmark()
107 * _rounds should produce a load which matches the configured in start_benchmark()
[all …]
|
| /openbmc/linux/tools/perf/pmu-events/arch/powerpc/power8/ |
| H A D | memory.json | 5 …p (prediction=correct) for all data types excluding data prefetch (demand load,inst prefetch,inst …
6 …this scope was chip pump (prediction=correct) for all data types ( demand load,data,inst prefetch,…
11 …fDescription": "Initial and Final Pump Scope was chip pump (prediction=correct) for a demand load",
12 …Pump Scope and data sourced across this scope was chip pump (prediction=correct) for a demand load"
17 … was reloaded from another chip's memory on the same Node or Group (Distant) due to a demand load",
23 …tion": "The processor's data cache was reloaded from the local chip's Memory due to a demand load",
29 …as reloaded from a memory location including L4 from local remote or distant due to a demand load",
35 …ache was reloaded from another chip's L4 on the same Node or Group ( Remote) due to a demand load",
41 … was reloaded from another chip's memory on the same Node or Group ( Remote) due to a demand load",
47 …Description": "Initial and Final Pump Scope was group pump (prediction=correct) for a demand load",
[all …]
|
| H A D | marked.json | 35 …another chip's L2 or L3 on a different Node or Group (Distant), as this chip due to a marked load",
41 …another chip's L2 or L3 on a different Node or Group (Distant), as this chip due to a marked load",
47 …another chip's L2 or L3 on a different Node or Group (Distant), as this chip due to a marked load",
53 …another chip's L2 or L3 on a different Node or Group (Distant), as this chip due to a marked load",
59 …e was reloaded from another chip's L4 on a different Node or Group (Distant) due to a marked load",
65 …cles to reload from another chip's L4 on a different Node or Group (Distant) due to a marked load",
71 … was reloaded from another chip's memory on the same Node or Group (Distant) due to a marked load",
77 …les to reload from another chip's memory on the same Node or Group (Distant) due to a marked load",
83 …fDescription": "The processor's data cache was reloaded from local core's L2 due to a marked load",
95 …"Duration in cycles to reload from a location other than the local core's L2 due to a marked load",
[all …]
|
| H A D | cache.json | 5 …another chip's L2 or L3 on a different Node or Group (Distant), as this chip due to a demand load",
11 …another chip's L2 or L3 on a different Node or Group (Distant), as this chip due to a demand load",
17 …e was reloaded from another chip's L4 on a different Node or Group (Distant) due to a demand load",
23 …fDescription": "The processor's data cache was reloaded from local core's L2 due to a demand load",
35 …sor's data cache was reloaded from a location other than the local core's L2 due to a demand load",
41 …r's data cache was reloaded from local core's L2 with load hit store conflict due to a demand load…
42 …"PublicDescription": "The processor's data cache was reloaded from local core's L2 with load hit s…
47 …cessor's data cache was reloaded from local core's L2 with dispatch conflict due to a demand load",
53 …s reloaded from local core's L2 hit without dispatch conflicts on Mepf state due to a demand load",
59 …he processor's data cache was reloaded from local core's L2 without conflict due to a demand load",
[all …]
|
| H A D | metrics.json | 297 "BriefDescription": "Cycles stalled by LSU load finishes",
492 …"BriefDescription": "Percentage of L2 load hits per instruction where the L2 experienced a Load-Hi…
504 …"BriefDescription": "Percentage of L2 load hits per instruction where the L2 did not experience a …
510 …riefDescription": "Percentage of L2 load hits per instruction where the L2 experienced some confli…
534 …"BriefDescription": "Percentage of L3 load hits per instruction where the load collided with a pen…
546 …"BriefDescription": "Percentage of L3 load hits per instruction where the L3 did not experience a …
594 "BriefDescription": "Percentage of L1 demand load misses per run instruction",
642 "BriefDescription": "Percentage of DL1 reloads from L2 with a Load-Hit-Store conflict",
654 …"BriefDescription": "Percentage of DL1 reloads from L2 with some conflict other than Load-Hit-Stor…
678 …"BriefDescription": "Percentage of DL1 reloads from L3 where the load collided with a pending pref…
[all …]
|
| /openbmc/linux/include/linux/ |
| H A D | hp_sdc.h | 175 #define HP_SDC_CMD_LOAD_RT 0x31 /* Load real time (from 8042) */
176 #define HP_SDC_CMD_LOAD_FHS 0x36 /* Load the fast handshake timer */
177 #define HP_SDC_CMD_LOAD_MT 0x38 /* Load the match timer */
178 #define HP_SDC_CMD_LOAD_DT 0x3B /* Load the delay timer */
179 #define HP_SDC_CMD_LOAD_CT 0x3E /* Load the cycle timer */
187 #define HP_SDC_CMD_READ_RAM 0x00 /* Load from i8042 RAM (autoinc) */
188 #define HP_SDC_CMD_READ_USE 0x02 /* Undocumented! Load from usage reg */
189 #define HP_SDC_CMD_READ_IM 0x04 /* Load current interrupt mask */
190 #define HP_SDC_CMD_READ_KCC 0x11 /* Load primary kbd config code */
191 #define HP_SDC_CMD_READ_KLC 0x12 /* Load primary kbd language code */
[all …]
|
| /openbmc/linux/tools/perf/pmu-events/arch/arm64/arm/cortex-a55/ |
| H A D | pipeline.json | 27 …re is an interlock. Stall cycles due to a stall in Wr (typically awaiting load data) are excluded",
30 …ere is an interlock. Stall cycles due to a stall in Wr (typically awaiting load data) are excluded"
33 …due to a load/store instruction waiting for data to calculate the address in the AGU. Stall cycles…
36 …due to a load/store instruction waiting for data to calculate the address in the AGU. Stall cycles…
39 …truction. Stall cycles due to a stall in the Wr stage (typically awaiting load data) are excluded",
42 …struction. Stall cycles due to a stall in the Wr stage (typically awaiting load data) are excluded"
45 …peration issued due to the backend, load.This event counts every cycle there is a stall in the Wr …
48 …peration issued due to the backend, load.This event counts every cycle there is a stall in the Wr …
57 …on issued due to the backend, load, cache miss.This event counts every cycle there is a stall in t…
60 …on issued due to the backend, load, cache miss.This event counts every cycle there is a stall in t…
[all …]
|
| /openbmc/linux/tools/perf/pmu-events/arch/x86/alderlaken/ |
| H A D | memory.json | 3 …load) of the load buffer is stalled due to any number of reasons, including an L1 miss, WCB full, …
10 …dest load) of the load buffer is stalled due to a core bound stall including a store address match…
17 …"BriefDescription": "Counts the number of cycles that the head (oldest load) of the load buffer an…
24 …"BriefDescription": "Counts the number of cycles that the head (oldest load) of the load buffer an…
27 …"PublicDescription": "Counts the number of cycles that the head (oldest load) of the load buffer a…
32 …"BriefDescription": "Counts the number of cycles that the head (oldest load) of the load buffer an…
39 …"BriefDescription": "Counts the number of cycles that the head (oldest load) of the load buffer an…
|
| /openbmc/u-boot/doc/uImage.FIT/ |
| H A D | x86-fit-boot.txt | 31 - Load address randomisation
43 denominator: a boot loader which consists of a BIOS call to load something off
46 (Aside: On ARM systems, we worry that the boot loader won't know where to load
79 CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
81 CONTENTS, ALLOC, LOAD, READONLY, CODE
83 CONTENTS, ALLOC, LOAD, RELOC, READONLY, DATA
85 CONTENTS, ALLOC, LOAD, RELOC, READONLY, DATA
87 CONTENTS, ALLOC, LOAD, RELOC, READONLY, DATA
89 CONTENTS, ALLOC, LOAD, RELOC, READONLY, DATA
91 CONTENTS, ALLOC, LOAD, RELOC, READONLY, DATA
[all …]
|
| /openbmc/linux/arch/mips/cavium-octeon/ |
| H A D | octeon-memcpy.S | 46 * When an exception happens on a load, the handler must
84 #define LOAD ld macro
187 EXC( LOAD t0, UNIT(0)(src), l_exc)
188 EXC( LOAD t1, UNIT(1)(src), l_exc_copy)
189 EXC( LOAD t2, UNIT(2)(src), l_exc_copy)
190 EXC( LOAD t3, UNIT(3)(src), l_exc_copy)
196 EXC( LOAD t0, UNIT(4)(src), l_exc_copy)
197 EXC( LOAD t1, UNIT(5)(src), l_exc_copy)
198 EXC( LOAD t2, UNIT(6)(src), l_exc_copy)
199 EXC( LOAD t3, UNIT(7)(src), l_exc_copy)
[all …]
|
| /openbmc/linux/arch/arm64/boot/dts/qcom/ |
| H A D | msm8994-msft-lumia-octagon.dtsi | 31 * Most Lumia 950/XL users use GRUB to load their kernels,
586 regulator-allow-set-load;
587 regulator-system-load = <300000>;
593 regulator-allow-set-load;
595 regulator-system-load = <325000>;
601 regulator-allow-set-load;
602 regulator-system-load = <325000>;
623 regulator-allow-set-load;
624 regulator-system-load = <4160>;
631 regulator-allow-set-load;
[all …]
|
| /openbmc/linux/tools/perf/pmu-events/arch/x86/meteorlake/ |
| H A D | cache.json | 23 …(FB) unavailability. Demand requests include cacheable/uncacheable demand load, store, lock or SW …
34 …(FB) unavailability. Demand requests include cacheable/uncacheable demand load, store, lock or SW …
43 …ack of L2 resources. Demand requests include cacheable/uncacheable demand load, store, lock or SW …
58 "BriefDescription": "Cycles with L1D load Misses outstanding.",
196 …"PublicDescription": "Counts the number of demand Data Read requests initiated by load instruction…
351 …n": "Counts the number of unhalted cycles when the core is stalled due to an L1 demand load miss.",
359 …"BriefDescription": "Counts the number of cycles the core is stalled due to a demand load which hi…
362 …"PublicDescription": "Counts the number of cycles a core is stalled due to a demand load which hit…
368 …ts the number of unhalted cycles when the core is stalled due to a demand load miss which hit in t…
376 …ts the number of unhalted cycles when the core is stalled due to a demand load miss which missed a…
[all …]
|
| /openbmc/linux/arch/powerpc/lib/ |
| H A D | xor_vmx.c | 28 #define LOAD(V) \ macro
61 LOAD(v1); in __xor_altivec_2()
62 LOAD(v2); in __xor_altivec_2()
82 LOAD(v1); in __xor_altivec_3()
83 LOAD(v2); in __xor_altivec_3()
84 LOAD(v3); in __xor_altivec_3()
108 LOAD(v1); in __xor_altivec_4()
109 LOAD(v2); in __xor_altivec_4()
110 LOAD(v3); in __xor_altivec_4()
111 LOAD(v4); in __xor_altivec_4()
[all …]
|
| /openbmc/qemu/hw/timer/ |
| H A D | cmsdk-apb-dualtimer.c | 169 uint32_t load; in cmsdk_dualtimermod_write_control() local
171 /* Periodic: the limit is the LOAD register value */ in cmsdk_dualtimermod_write_control()
172 load = m->load; in cmsdk_dualtimermod_write_control()
175 load = ptimer_get_limit(m->timer); in cmsdk_dualtimermod_write_control()
177 load = deposit32(m->load, 0, 16, load); in cmsdk_dualtimermod_write_control()
179 m->load = load; in cmsdk_dualtimermod_write_control()
180 load = 0xffffffff; in cmsdk_dualtimermod_write_control()
183 load &= 0xffff; in cmsdk_dualtimermod_write_control()
185 ptimer_set_limit(m->timer, load, 0); in cmsdk_dualtimermod_write_control()
190 uint32_t value, load; in cmsdk_dualtimermod_write_control() local
[all …]
|
| /openbmc/linux/tools/perf/pmu-events/arch/x86/alderlake/ |
| H A D | memory.json | 3 "BriefDescription": "Execution stalls while L3 cache miss demand load is outstanding.",
12 …load) of the load buffer is stalled due to any number of reasons, including an L1 miss, WCB full, …
20 …dest load) of the load buffer is stalled due to a core bound stall including a store address match…
28 …"BriefDescription": "Counts the number of cycles that the head (oldest load) of the load buffer an…
36 …"BriefDescription": "Counts the number of cycles that the head (oldest load) of the load buffer an…
39 …"PublicDescription": "Counts the number of cycles that the head (oldest load) of the load buffer a…
45 …"BriefDescription": "Counts the number of cycles that the head (oldest load) of the load buffer an…
53 …"BriefDescription": "Counts the number of cycles that the head (oldest load) of the load buffer an…
78 "BriefDescription": "Cycles while L1 cache miss demand load is outstanding.",
87 "BriefDescription": "Execution stalls while L1 cache miss demand load is outstanding.",
[all …]
|
| /openbmc/u-boot/common/spl/ |
| H A D | spl_spi.c | 21 * Load the kernel, check for a valid header we can parse, and if found load
53 static ulong spl_spi_fit_read(struct spl_load_info *load, ulong sector, in spl_spi_fit_read() argument
56 struct spi_flash *flash = load->dev; in spl_spi_fit_read()
79 * Load U-Boot image from SPI flash into RAM in spl_spi_load_image()
103 /* Load u-boot, mkimage header is 64 bytes. */ in spl_spi_load_image()
123 struct spl_load_info load; in spl_spi_load_image() local
126 load.dev = flash; in spl_spi_load_image()
127 load.priv = NULL; in spl_spi_load_image()
128 load.filename = NULL; in spl_spi_load_image()
129 load.bl_len = 1; in spl_spi_load_image()
[all …]
|
| /openbmc/linux/tools/perf/pmu-events/arch/x86/tigerlake/ |
| H A D | cache.json | 14 …(FB) unavailability. Demand requests include cacheable/uncacheable demand load, store, lock or SW …
24 …(FB) unavailability. Demand requests include cacheable/uncacheable demand load, store, lock or SW …
32 …ack of L2 resources. Demand requests include cacheable/uncacheable demand load, store, lock or SW …
45 "BriefDescription": "Cycles with L1D load Misses outstanding.",
121 …"PublicDescription": "Counts the number of demand Data Read requests initiated by load instruction…
206 "BriefDescription": "Retired load instructions.",
211 …"PublicDescription": "Counts all retired load instructions. This event accounts for SW prefetch in…
236 "BriefDescription": "Retired load instructions with locked access.",
241 "PublicDescription": "Counts retired load instructions with locked access.",
246 "BriefDescription": "Retired load instructions that split across a cacheline boundary.",
[all …]
|