Home
last modified time | relevance | path

Searched +full:0 +full:x3 (Results 1 – 25 of 1098) sorted by relevance

12345678910>>...44

/openbmc/u-boot/arch/arm/include/asm/arch-mxs/
H A Dregs-pinctrl.h19 mxs_reg_32(hw_pinctrl_ctrl) /* 0x0 */
23 mxs_reg_32(hw_pinctrl_muxsel0) /* 0x100 */
24 mxs_reg_32(hw_pinctrl_muxsel1) /* 0x110 */
25 mxs_reg_32(hw_pinctrl_muxsel2) /* 0x120 */
26 mxs_reg_32(hw_pinctrl_muxsel3) /* 0x130 */
27 mxs_reg_32(hw_pinctrl_muxsel4) /* 0x140 */
28 mxs_reg_32(hw_pinctrl_muxsel5) /* 0x150 */
29 mxs_reg_32(hw_pinctrl_muxsel6) /* 0x160 */
30 mxs_reg_32(hw_pinctrl_muxsel7) /* 0x170 */
31 mxs_reg_32(hw_pinctrl_muxsel8) /* 0x180 */
[all …]
/openbmc/u-boot/arch/arm/include/asm/arch-mx5/
H A Dcrm_regs.h29 u32 ccr; /* 0x0000 */
33 u32 cacrr; /* 0x0010*/
37 u32 cscmr2; /* 0x0020 */
41 u32 cdcdr; /* 0x0030 */
45 u32 cscdr4; /* 0x0040 */
49 u32 ctor; /* 0x0050 */
53 u32 ccosr; /* 0x0060 */
57 u32 CCGR2; /* 0x0070 */
61 u32 CCGR6; /* 0x0080 */
63 u32 CCGR7; /* 0x0084 */
[all …]
/openbmc/u-boot/arch/arm/include/asm/arch-mx35/
H A Dcrm_regs.h15 #define MXC_CCM_CCMR_VOL_RDY_CNT_MASK (0xF << 20)
17 #define MXC_CCM_CCMR_ROMW_MASK (0x3 << 18)
19 #define MXC_CCM_CCMR_RAMW_MASK (0x3 << 16)
21 #define MXC_CCM_CCMR_LPM_MASK (0x3 << 14)
28 #define MXC_CCM_PDR0_HSP_PODF_MASK (0x3 << 20)
30 #define MXC_CCM_PDR0_CON_MUX_DIV_MASK (0xF << 16)
33 #define MXC_CCM_PDR0_PER_PODF_MASK (0x7 << 12)
35 #define MXC_CCM_PDR0_AUTO_MUX_DIV_MASK (0x7 << 9)
36 #define MXC_CCM_PDR0_AUTO_CON 0x1
39 #define MXC_CCM_PDR1_MSHC_PRDF_MASK (0x7 << 28)
[all …]
/openbmc/linux/arch/arm64/boot/dts/ti/
H A Dk3-serdes.h13 #define J721E_SERDES0_LANE0_QSGMII_LANE1 0x0
14 #define J721E_SERDES0_LANE0_PCIE0_LANE0 0x1
15 #define J721E_SERDES0_LANE0_USB3_0_SWAP 0x2
16 #define J721E_SERDES0_LANE0_IP4_UNUSED 0x3
18 #define J721E_SERDES0_LANE1_QSGMII_LANE2 0x0
19 #define J721E_SERDES0_LANE1_PCIE0_LANE1 0x1
20 #define J721E_SERDES0_LANE1_USB3_0 0x2
21 #define J721E_SERDES0_LANE1_IP4_UNUSED 0x3
23 #define J721E_SERDES1_LANE0_QSGMII_LANE3 0x0
24 #define J721E_SERDES1_LANE0_PCIE1_LANE0 0x1
[all …]
/openbmc/linux/include/dt-bindings/mux/
H A Dti-serdes.h19 #define J721E_SERDES0_LANE0_QSGMII_LANE1 0x0
20 #define J721E_SERDES0_LANE0_PCIE0_LANE0 0x1
21 #define J721E_SERDES0_LANE0_USB3_0_SWAP 0x2
22 #define J721E_SERDES0_LANE0_IP4_UNUSED 0x3
24 #define J721E_SERDES0_LANE1_QSGMII_LANE2 0x0
25 #define J721E_SERDES0_LANE1_PCIE0_LANE1 0x1
26 #define J721E_SERDES0_LANE1_USB3_0 0x2
27 #define J721E_SERDES0_LANE1_IP4_UNUSED 0x3
29 #define J721E_SERDES1_LANE0_QSGMII_LANE3 0x0
30 #define J721E_SERDES1_LANE0_PCIE1_LANE0 0x1
[all …]
/openbmc/linux/drivers/pinctrl/berlin/
H A Dberlin-bg4ct.c19 BERLIN_PINCTRL_GROUP("EMMC_RSTn", 0x0, 0x3, 0x00,
20 BERLIN_PINCTRL_FUNCTION(0x0, "emmc"), /* RSTn */
21 BERLIN_PINCTRL_FUNCTION(0x1, "gpio")), /* GPIO47 */
22 BERLIN_PINCTRL_GROUP("NAND_IO0", 0x0, 0x3, 0x03,
23 BERLIN_PINCTRL_FUNCTION(0x0, "nand"), /* IO0 */
24 BERLIN_PINCTRL_FUNCTION(0x1, "rgmii"), /* RXD0 */
25 BERLIN_PINCTRL_FUNCTION(0x2, "sd1"), /* CLK */
26 BERLIN_PINCTRL_FUNCTION(0x3, "gpio")), /* GPIO0 */
27 BERLIN_PINCTRL_GROUP("NAND_IO1", 0x0, 0x3, 0x06,
28 BERLIN_PINCTRL_FUNCTION(0x0, "nand"), /* IO1 */
[all …]
H A Dpinctrl-as370.c19 BERLIN_PINCTRL_GROUP("I2S1_BCLKIO", 0x0, 0x3, 0x00,
20 BERLIN_PINCTRL_FUNCTION(0x0, "gpio"), /* GPIO0 */
21 BERLIN_PINCTRL_FUNCTION(0x1, "i2s1"), /* BCLKIO */
22 BERLIN_PINCTRL_FUNCTION(0x5, "phy")), /* DBG0 */
23 BERLIN_PINCTRL_GROUP("I2S1_LRCKIO", 0x0, 0x3, 0x03,
24 BERLIN_PINCTRL_FUNCTION(0x0, "gpio"), /* GPIO1 */
25 BERLIN_PINCTRL_FUNCTION(0x1, "i2s1"), /* LRCKIO */
26 BERLIN_PINCTRL_FUNCTION(0x5, "phy")), /* DBG1 */
27 BERLIN_PINCTRL_GROUP("I2S1_DO0", 0x0, 0x3, 0x06,
28 BERLIN_PINCTRL_FUNCTION(0x0, "por"), /* 1P8V RSTB*/
[all …]
H A Dberlin-bg2q.c20 BERLIN_PINCTRL_GROUP("G0", 0x18, 0x3, 0x00,
21 BERLIN_PINCTRL_FUNCTION(0x0, "nand"),
22 BERLIN_PINCTRL_FUNCTION(0x1, "mmc"),
23 BERLIN_PINCTRL_FUNCTION(0x2, "gpio")),
24 BERLIN_PINCTRL_GROUP("G1", 0x18, 0x3, 0x03,
25 BERLIN_PINCTRL_FUNCTION(0x0, "nand"),
26 BERLIN_PINCTRL_FUNCTION(0x2, "gpio")),
27 BERLIN_PINCTRL_GROUP("G2", 0x18, 0x3, 0x06,
28 BERLIN_PINCTRL_FUNCTION(0x0, "gpio"),
29 BERLIN_PINCTRL_FUNCTION(0x2, "arc"),
[all …]
H A Dberlin-bg2cd.c20 BERLIN_PINCTRL_GROUP("G0", 0x00, 0x3, 0x00,
21 BERLIN_PINCTRL_FUNCTION(0x0, "jtag"),
22 BERLIN_PINCTRL_FUNCTION(0x1, "gpio"),
23 BERLIN_PINCTRL_FUNCTION(0x2, "led"),
24 BERLIN_PINCTRL_FUNCTION(0x3, "pwm")),
25 BERLIN_PINCTRL_GROUP("G1", 0x00, 0x3, 0x03,
26 BERLIN_PINCTRL_FUNCTION(0x0, "gpio"),
27 BERLIN_PINCTRL_FUNCTION(0x1, "sd0"),
28 BERLIN_PINCTRL_FUNCTION(0x6, "usb0_dbg"),
29 BERLIN_PINCTRL_FUNCTION(0x7, "usb1_dbg")),
[all …]
/openbmc/u-boot/arch/arm/dts/
H A Dimx7ulp-pinfunc.h26 #define ULP1_PAD_PTA0_LLWU0_P0__CMP0_IN2A 0x0000 0x0000 0x0 0x0
27 #define ULP1_PAD_PTA0_LLWU0_P0__PTA0 0x0000 0x0000 0x1 0x0
28 #define ULP1_PAD_PTA0_LLWU0_P0__LLWU0_P0 0x0000 0x0000 0xd 0x0
29 #define ULP1_PAD_PTA0_LLWU0_P0__LPSPI0_PCS1 0x0000 0xd104 0x3 0x2
30 #define ULP1_PAD_PTA0_LLWU0_P0__LPUART0_CTS_B 0x0000 0xd1f8 0x4 0x2
31 #define ULP1_PAD_PTA0_LLWU0_P0__LPI2C0_SCL 0x0000 0xd17c 0x5 0x2
32 #define ULP1_PAD_PTA0_LLWU0_P0__TPM0_CLKIN 0x0000 0xd1a8 0x6 0x2
33 #define ULP1_PAD_PTA0_LLWU0_P0__I2S0_RX_BCLK 0x0000 0x01b8 0x7 0x2
34 #define ULP1_PAD_PTA1__CMP0_IN2B 0x0004 0x0000 0x0 0x0
35 #define ULP1_PAD_PTA1__PTA1 0x0004 0x0000 0x1 0x0
[all …]
H A Dimx7d-pinfunc.h18 #define MX7D_PAD_LPSR_GPIO1_IO00__GPIO1_IO0 0x0000 0x0030 0x0000 0x0 0x0
19 #define MX7D_PAD_LPSR_GPIO1_IO00__PWM4_OUT 0x0000 0x0030 0x0000 0x1 0x0
20 #define MX7D_PAD_LPSR_GPIO1_IO00__WDOG1_WDOG_ANY 0x0000 0x0030 0x0000 0x2 0x0
21 #define MX7D_PAD_LPSR_GPIO1_IO00__WDOG1_WDOG_B 0x0000 0x0030 0x0000 0x3 0x0
22 #define MX7D_PAD_LPSR_GPIO1_IO00__WDOG1_WDOG__RST_B_DEB 0x0000 0x0030 0x0000 0x4 0x0
23 #define MX7D_PAD_LPSR_GPIO1_IO01__GPIO1_IO1 0x0004 0x0034 0x0000 0x0 0x0
24 #define MX7D_PAD_LPSR_GPIO1_IO01__PWM1_OUT 0x0004 0x0034 0x0000 0x1 0x0
25 #define MX7D_PAD_LPSR_GPIO1_IO01__CCM_ENET_REF_CLK3 0x0004 0x0034 0x0000 0x2 0x0
26 #define MX7D_PAD_LPSR_GPIO1_IO01__SAI1_MCLK 0x0004 0x0034 0x0000 0x3 0x0
27 #define MX7D_PAD_LPSR_GPIO1_IO01__ANATOP_24M_OUT 0x0004 0x0034 0x0000 0x4 0x0
[all …]
H A Dimx6sl-pinfunc.h17 #define MX6SL_PAD_AUD_MCLK__AUDIO_CLK_OUT 0x04c 0x2a4 0x000 0x0 0x0
18 #define MX6SL_PAD_AUD_MCLK__PWM4_OUT 0x04c 0x2a4 0x000 0x1 0x0
19 #define MX6SL_PAD_AUD_MCLK__ECSPI3_RDY 0x04c 0x2a4 0x6b4 0x2 0x0
20 #define MX6SL_PAD_AUD_MCLK__FEC_MDC 0x04c 0x2a4 0x000 0x3 0x0
21 #define MX6SL_PAD_AUD_MCLK__WDOG2_RESET_B_DEB 0x04c 0x2a4 0x000 0x4 0x0
22 #define MX6SL_PAD_AUD_MCLK__GPIO1_IO06 0x04c 0x2a4 0x000 0x5 0x0
23 #define MX6SL_PAD_AUD_MCLK__SPDIF_EXT_CLK 0x04c 0x2a4 0x7f4 0x6 0x0
24 #define MX6SL_PAD_AUD_RXC__AUD3_RXC 0x050 0x2a8 0x000 0x0 0x0
25 #define MX6SL_PAD_AUD_RXC__I2C1_SDA 0x050 0x2a8 0x720 0x1 0x0
26 #define MX6SL_PAD_AUD_RXC__UART3_TX_DATA 0x050 0x2a8 0x000 0x2 0x0
[all …]
/openbmc/linux/arch/arm/boot/dts/nxp/imx/
H A Dimx7ulp-pinfunc.h15 #define IMX7ULP_PAD_PTC0__PTC0 0x0000 0x0000 0x1 0x0
16 #define IMX7ULP_PAD_PTC0__TRACE_D15 0x0000 0x0000 0xa 0x0
17 #define IMX7ULP_PAD_PTC0__LPUART4_CTS_B 0x0000 0x0244 0x4 0x1
18 #define IMX7ULP_PAD_PTC0__LPI2C4_SCL 0x0000 0x0278 0x5 0x1
19 #define IMX7ULP_PAD_PTC0__TPM4_CLKIN 0x0000 0x0298 0x6 0x1
20 #define IMX7ULP_PAD_PTC0__FB_AD0 0x0000 0x0000 0x9 0x0
21 #define IMX7ULP_PAD_PTC1__PTC1 0x0004 0x0000 0x1 0x0
22 #define IMX7ULP_PAD_PTC1__TRACE_D14 0x0004 0x0000 0xa 0x0
23 #define IMX7ULP_PAD_PTC1__LPUART4_RTS_B 0x0004 0x0000 0x4 0x0
24 #define IMX7ULP_PAD_PTC1__LPI2C4_SDA 0x0004 0x027c 0x5 0x1
[all …]
H A Dimx7d-pinfunc.h14 #define MX7D_PAD_LPSR_GPIO1_IO00__GPIO1_IO0 0x0000 0x0030 0x0000 0x0 0x0
15 #define MX7D_PAD_LPSR_GPIO1_IO00__PWM4_OUT 0x0000 0x0030 0x0000 0x1 0x0
16 #define MX7D_PAD_LPSR_GPIO1_IO00__WDOG1_WDOG_ANY 0x0000 0x0030 0x0000 0x2 0x0
17 #define MX7D_PAD_LPSR_GPIO1_IO00__WDOG1_WDOG_B 0x0000 0x0030 0x0000 0x3 0x0
18 #define MX7D_PAD_LPSR_GPIO1_IO00__WDOG1_WDOG__RST_B_DEB 0x0000 0x0030 0x0000 0x4 0x0
19 #define MX7D_PAD_LPSR_GPIO1_IO01__GPIO1_IO1 0x0004 0x0034 0x0000 0x0 0x0
20 #define MX7D_PAD_LPSR_GPIO1_IO01__PWM1_OUT 0x0004 0x0034 0x0000 0x1 0x0
21 #define MX7D_PAD_LPSR_GPIO1_IO01__CCM_ENET_REF_CLK3 0x0004 0x0034 0x0000 0x2 0x0
22 #define MX7D_PAD_LPSR_GPIO1_IO01__SAI1_MCLK 0x0004 0x0034 0x0000 0x3 0x0
23 #define MX7D_PAD_LPSR_GPIO1_IO01__ANATOP_24M_OUT 0x0004 0x0034 0x0000 0x4 0x0
[all …]
H A Dimxrt1050-pinfunc.h10 #define IMX_PAD_SION 0x40000000
17 #define MXRT1050_IOMUXC_GPIO_EMC_00_SEMC_DA00 0x014 0x204 0x000 0x0 0x0
18 #define MXRT1050_IOMUXC_GPIO_EMC_00_FLEXPWM4_PWM0_A 0x014 0x204 0x494 0x1 0x0
19 #define MXRT1050_IOMUXC_GPIO_EMC_00_LPSPI2_SCK 0x014 0x204 0x500 0x2 0x1
20 #define MXRT1050_IOMUXC_GPIO_EMC_00_XBAR_INOUT2 0x014 0x204 0x60C 0x3 0x0
21 #define MXRT1050_IOMUXC_GPIO_EMC_00_FLEXIO1_D00 0x014 0x204 0x000 0x4 0x0
22 #define MXRT1050_IOMUXC_GPIO_EMC_00_GPIO4_IO00 0x014 0x204 0x000 0x5 0x0
24 #define MXRT1050_IOMUXC_GPIO_EMC_01_SEMC_DA01 0x018 0x208 0x000 0x0 0x0
25 #define MXRT1050_IOMUXC_GPIO_EMC_01_FLEXPWM4_PWM0_B 0x018 0x208 0x000 0x1 0x0
26 #define MXRT1050_IOMUXC_GPIO_EMC_01_LPSPI2_PCS0 0x018 0x208 0x4FC 0x2 0x1
[all …]
H A Dimx6sl-pinfunc.h13 #define MX6SL_PAD_AUD_MCLK__AUDIO_CLK_OUT 0x04c 0x2a4 0x000 0x0 0x0
14 #define MX6SL_PAD_AUD_MCLK__PWM4_OUT 0x04c 0x2a4 0x000 0x1 0x0
15 #define MX6SL_PAD_AUD_MCLK__ECSPI3_RDY 0x04c 0x2a4 0x6b4 0x2 0x0
16 #define MX6SL_PAD_AUD_MCLK__FEC_MDC 0x04c 0x2a4 0x000 0x3 0x0
17 #define MX6SL_PAD_AUD_MCLK__WDOG2_RESET_B_DEB 0x04c 0x2a4 0x000 0x4 0x0
18 #define MX6SL_PAD_AUD_MCLK__GPIO1_IO06 0x04c 0x2a4 0x000 0x5 0x0
19 #define MX6SL_PAD_AUD_MCLK__SPDIF_EXT_CLK 0x04c 0x2a4 0x7f4 0x6 0x0
20 #define MX6SL_PAD_AUD_RXC__AUD3_RXC 0x050 0x2a8 0x000 0x0 0x0
21 #define MX6SL_PAD_AUD_RXC__I2C1_SDA 0x050 0x2a8 0x720 0x1 0x0
22 #define MX6SL_PAD_AUD_RXC__UART3_TX_DATA 0x050 0x2a8 0x000 0x2 0x0
[all …]
/openbmc/u-boot/arch/arm/include/asm/arch-vf610/
H A Dcrm_regs.h117 #define CCM_CCR_OSCNT_MASK 0xff
118 #define CCM_CCR_OSCNT(v) ((v) & 0xff)
121 #define CCM_CCSR_PLL2_PFD_CLK_SEL_MASK (0x7 << 19)
122 #define CCM_CCSR_PLL2_PFD_CLK_SEL(v) (((v) & 0x7) << 19)
125 #define CCM_CCSR_PLL1_PFD_CLK_SEL_MASK (0x7 << 16)
126 #define CCM_CCSR_PLL1_PFD_CLK_SEL(v) (((v) & 0x7) << 16)
140 #define CCM_CCSR_SYS_CLK_SEL_OFFSET 0
141 #define CCM_CCSR_SYS_CLK_SEL_MASK 0x7
142 #define CCM_CCSR_SYS_CLK_SEL(v) ((v) & 0x7)
145 #define CCM_CACRR_IPG_CLK_DIV_MASK (0x3 << 11)
[all …]
/openbmc/qemu/tests/tcg/i386/
H A Dtest-i386-fpatan.c10 { -__builtin_infl(), -__builtin_infl(), -0x2.5b2f8fe6643a46ap+0L, -0x2.5b2f8fe6643a469cp+0L },
11 { -__builtin_infl(), -1.0L, -0x3.243f6a8885a308d4p+0L, -0x3.243f6a8885a308dp+0L },
12 { -__builtin_infl(), -0.0L, -0x3.243f6a8885a308d4p+0L, -0x3.243f6a8885a308dp+0L },
13 { -__builtin_infl(), 0.0L, 0x3.243f6a8885a308dp+0L, 0x3.243f6a8885a308d4p+0L },
14 { -__builtin_infl(), 1.0L, 0x3.243f6a8885a308dp+0L, 0x3.243f6a8885a308d4p+0L },
15 { -__builtin_infl(), __builtin_infl(), 0x2.5b2f8fe6643a469cp+0L, 0x2.5b2f8fe6643a46ap+0L },
16 { -1.0L, -__builtin_infl(), -0x1.921fb54442d1846ap+0L, -0x1.921fb54442d18468p+0L },
17 { -1.0L, -0.0L, -0x3.243f6a8885a308d4p+0L, -0x3.243f6a8885a308dp+0L },
18 { -1.0L, 0.0L, 0x3.243f6a8885a308dp+0L, 0x3.243f6a8885a308d4p+0L },
19 { -1.0L, __builtin_infl(), 0x1.921fb54442d18468p+0L, 0x1.921fb54442d1846ap+0L },
[all …]
H A Dtest-i386-fyl2xp1.c26 { 0x4p-4L, 0x1p-16400L, 0x5.269e12f3468p-16404L, 0x5.269e12f347p-16404L },
28 …{ 0x1.31edb79669dd58b4p-4L, 0x6.c25439d8a5ce071p+14380L, 0xb.3d0da52c1f58af3p+14376L, 0xb.3d0da52c…
29 …{ -0x1.8ee6680c65ce5a5p-4L, -0x7.423575b7ac0ba6a8p-2228L, 0x1.12aefa96f5501268p-2228L, 0x1.12aefa9…
30 …{ 0x2.a22cf9563bdd84bcp-140L, -0x2.de6fb39cd2988858p-9616L, -0xa.e65ebedd6a09e4cp-9756L, -0xa.e65e…
31 …{ -0x7.d1095c8p-16416L, 0x1.faa600d255691f3cp+6420L, -0x1.6516c14a553da39ap-9992L, -0x1.6516c14a55…
32 …{ 0x4.109249df7871ecb8p-4L, 0x1.48d8eebeb8e650ccp-4976L, 0x6.b65f4ea303a8bc3p-4980L, 0x6.b65f4ea30…
33 …{ -0x4.69bcd5ccca0e4b7p-4L, -0x5.8808ae941f249bb8p+5056L, 0x2.93432047c7d8a37p+5056L, 0x2.93432047…
34 …{ 0x3.311f29ec8b38ef74p-4L, -0x3.9865a5505c3ae018p+8924L, -0xf.188d6a2bba06e17p+8920L, -0xf.188d6a…
35 …{ -0x2.d60110be2e4f812p-4L, 0x9.d61827e646421b3p-11580L, -0x2.c4c3e84b6c7366c8p-11580L, -0x2.c4c3e…
36 …{ 0xe.e4d7ebcee10774ap-8L, 0x6.5cde5b7691984918p+732L, 0x8.4e3d353f31e18a3p+728L, 0x8.4e3d353f31e1…
[all …]
/openbmc/linux/arch/arm64/boot/dts/freescale/
H A Dimx8mp-pinfunc.h13 #define MX8MP_IOMUXC_GPIO1_IO00__GPIO1_IO00 0x014 0x274 0x000 0x0 0x0
14 #define MX8MP_IOMUXC_GPIO1_IO00__CCM_ENET_PHY_REF_CLK_ROOT 0x014 0x274 0x000 0x1 0x0
15 #define MX8MP_IOMUXC_GPIO1_IO00__ISP_FL_TRIG_0 0x014 0x274 0x5D4 0x3 0x0
16 #define MX8MP_IOMUXC_GPIO1_IO00__CCM_EXT_CLK1 0x014 0x274 0x000 0x6 0x0
17 #define MX8MP_IOMUXC_GPIO1_IO01__GPIO1_IO01 0x018 0x278 0x000 0x0 0x0
18 #define MX8MP_IOMUXC_GPIO1_IO01__PWM1_OUT 0x018 0x278 0x000 0x1 0x0
19 #define MX8MP_IOMUXC_GPIO1_IO01__ISP_SHUTTER_TRIG_0 0x018 0x278 0x5DC 0x3 0x0
20 #define MX8MP_IOMUXC_GPIO1_IO01__CCM_EXT_CLK2 0x018 0x278 0x000 0x6 0x0
21 #define MX8MP_IOMUXC_GPIO1_IO02__GPIO1_IO02 0x01C 0x27C 0x000 0x0 0x0
22 #define MX8MP_IOMUXC_GPIO1_IO02__WDOG1_WDOG_B 0x01C 0x27C 0x000 0x1 0x0
[all …]
/openbmc/linux/drivers/pinctrl/sunxi/
H A Dpinctrl-sun4i-a10.c21 SUNXI_PIN(SUNXI_PINCTRL_PIN(A, 0),
22 SUNXI_FUNCTION(0x0, "gpio_in"),
23 SUNXI_FUNCTION(0x1, "gpio_out"),
24 SUNXI_FUNCTION(0x2, "emac"), /* ERXD3 */
25 SUNXI_FUNCTION(0x3, "spi1"), /* CS0 */
26 SUNXI_FUNCTION(0x4, "uart2"), /* RTS */
27 SUNXI_FUNCTION_VARIANT(0x5, "gmac", /* GRXD3 */
31 SUNXI_FUNCTION(0x0, "gpio_in"),
32 SUNXI_FUNCTION(0x1, "gpio_out"),
33 SUNXI_FUNCTION(0x2, "emac"), /* ERXD2 */
[all …]
/openbmc/linux/include/linux/mfd/syscon/
H A Dimx6q-iomuxc-gpr.h11 #define IOMUXC_GPR0 0x00
12 #define IOMUXC_GPR1 0x04
13 #define IOMUXC_GPR2 0x08
14 #define IOMUXC_GPR3 0x0c
15 #define IOMUXC_GPR4 0x10
16 #define IOMUXC_GPR5 0x14
17 #define IOMUXC_GPR6 0x18
18 #define IOMUXC_GPR7 0x1c
19 #define IOMUXC_GPR8 0x20
20 #define IOMUXC_GPR9 0x24
[all …]
/openbmc/u-boot/arch/arm/mach-exynos/include/mach/
H A Ddp.h14 unsigned char res1[0x10];
27 unsigned char res2[0x4];
68 unsigned char res3[0x288];
71 unsigned char res4[0x10];
78 unsigned char res5[0xc];
81 unsigned char res6[0x2c];
87 unsigned char res7[0x8];
90 unsigned char res8[0x1c];
92 unsigned char res9[0x200];
98 unsigned char res10[0x2c];
[all …]
/openbmc/linux/drivers/net/ethernet/qlogic/qed/
H A Dqed_hsi.h89 LL2_OK = 0,
147 #define CORE_PWM_PROD_UPDATE_DATA_AGG_CMD_MASK 0x3
148 #define CORE_PWM_PROD_UPDATE_DATA_AGG_CMD_SHIFT 0
149 #define CORE_PWM_PROD_UPDATE_DATA_RESERVED1_MASK 0x3F /* Set 0 */
188 #define CORE_RX_ACTION_ON_ERROR_PACKET_TOO_BIG_MASK 0x3
189 #define CORE_RX_ACTION_ON_ERROR_PACKET_TOO_BIG_SHIFT 0
190 #define CORE_RX_ACTION_ON_ERROR_NO_BUFF_MASK 0x3
192 #define CORE_RX_ACTION_ON_ERROR_RESERVED_MASK 0xF
277 CORE_RX_PKT_SOURCE_NETWORK = 0,
322 #define CORE_TX_BD_DATA_FORCE_VLAN_MODE_MASK 0x1
[all …]
/openbmc/linux/drivers/clk/mmp/
H A Dclk-of-pxa1928.c23 #define MPMU_UART_PLL 0x14
37 {0, "clk32", NULL, 0, 32768},
38 {0, "vctcxo", NULL, 0, 26000000},
39 {0, "pll1_624", NULL, 0, 624000000},
40 {0, "pll5p", NULL, 0, 832000000},
41 {0, "pll5", NULL, 0, 1248000000},
42 {0, "usb_pll", NULL, 0, 480000000},
46 {0, "pll1_d2", "pll1_624", 1, 2, 0},
47 {0, "pll1_d9", "pll1_624", 1, 9, 0},
48 {0, "pll1_d12", "pll1_624", 1, 12, 0},
[all …]

12345678910>>...44