Searched +full:0 +full:x20c0000 (Results 1 – 10 of 10) sorted by relevance
/openbmc/linux/Documentation/devicetree/bindings/spi/ |
H A D | spi-nxp-fspi.yaml | 79 reg = <0x0 0x20c0000 0x0 0x100000>, 80 <0x0 0x20000000 0x0 0x10000000>; 87 #size-cells = <0>; 89 flash@0 { 92 reg = <0>;
|
/openbmc/u-boot/include/configs/ |
H A D | snapper9g45.h | 30 #define CONFIG_SYS_INIT_SP_ADDR (ATMEL_BASE_SRAM + 0x1000 - \ 72 #define CONFIG_SYS_LOAD_ADDR 0x23000000 82 "ethaddr=00:00:00:00:00:00\0" \ 83 "serial=0\0" \ 84 "stdout=serial_atmel\0" \ 85 "stderr=serial_atmel\0" \ 86 "stdin=serial_atmel\0" \ 87 "bootlimit=3\0" \ 88 "loadaddr=0x71000000\0" \ 89 "board_rev=2\0" \ [all …]
|
/openbmc/u-boot/arch/arm/dts/ |
H A D | fsl-ls1088a.dtsi | 16 reg = <0x00000000 0x80000000 0 0x80000000>; 22 reg = <0x0 0x06000000 0 0x10000>, /* GIC Dist */ 23 <0x0 0x06100000 0 0x100000>; /* GICR (RD_base + SGI_base) */ 26 interrupts = <1 9 0x4>; 31 interrupts = <1 13 0x8>, /* Physical Secure PPI, active-low */ 32 <1 14 0x8>, /* Physical Non-Secure PPI, active-low */ 33 <1 11 0x8>, /* Virtual PPI, active-low */ 34 <1 10 0x8>; /* Hypervisor PPI, active-low */ 40 reg = <0x0 0x21c0500 0x0 0x100>; 41 clock-frequency = <0>; /* Updated by bootloader */ [all …]
|
H A D | fsl-ls2080a.dtsi | 16 reg = <0x00000000 0x80000000 0 0x80000000>; 22 reg = <0x0 0x06000000 0 0x10000>, /* GIC Dist */ 23 <0x0 0x06100000 0 0x100000>; /* GICR (RD_base + SGI_base) */ 26 interrupts = <1 9 0x4>; 31 interrupts = <1 13 0x8>, /* Physical Secure PPI, active-low */ 32 <1 14 0x8>, /* Physical Non-Secure PPI, active-low */ 33 <1 11 0x8>, /* Virtual PPI, active-low */ 34 <1 10 0x8>; /* Hypervisor PPI, active-low */ 40 reg = <0x0 0x21c0500 0x0 0x100>; 41 clock-frequency = <0>; /* Updated by bootloader */ [all …]
|
/openbmc/linux/arch/arm/boot/dts/ti/keystone/ |
H A D | keystone-k2hk-netcp.dtsi | 15 queue-range = <0 0x4000>; 16 linkram0 = <0x100000 0x8000>; 17 linkram1 = <0x0 0x10000>; 24 managed-queues = <0 0x2000>; 25 reg = <0x2a40000 0x20000>, 26 <0x2a06000 0x400>, 27 <0x2a02000 0x1000>, 28 <0x2a03000 0x1000>, 29 <0x23a80000 0x20000>, 30 <0x2a80000 0x20000>; [all …]
|
/openbmc/linux/arch/arm64/boot/dts/freescale/ |
H A D | fsl-ls1088a.dtsi | 27 #size-cells = <0>; 30 cpu0: cpu@0 { 33 reg = <0x0>; 34 clocks = <&clockgen QORIQ_CLK_CMUX 0>; 42 reg = <0x1>; 43 clocks = <&clockgen QORIQ_CLK_CMUX 0>; 51 reg = <0x2>; 52 clocks = <&clockgen QORIQ_CLK_CMUX 0>; 60 reg = <0x3>; 61 clocks = <&clockgen QORIQ_CLK_CMUX 0>; [all …]
|
H A D | fsl-ls208xa.dtsi | 33 #size-cells = <0>; 38 reg = <0x00000000 0x80000000 0 0x80000000>; 44 #clock-cells = <0>; 51 reg = <0x0 0x06000000 0 0x10000>, /* GIC Dist */ 52 <0x0 0x06100000 0 0x100000>, /* GICR (RD_base + SGI_base) */ 53 <0x0 0x0c0c0000 0 0x2000>, /* GICC */ 54 <0x0 0x0c0d0000 0 0x1000>, /* GICH */ 55 <0x0 0x0c0e0000 0 0x20000>; /* GICV */ 61 interrupts = <1 9 0x4>; 66 reg = <0x0 0x6020000 0 0x20000>; [all …]
|
H A D | fsl-ls1028a.dtsi | 23 #size-cells = <0>; 25 cpu0: cpu@0 { 28 reg = <0x0>; 30 clocks = <&clockgen QORIQ_CLK_CMUX 0>; 31 i-cache-size = <0xc000>; 34 d-cache-size = <0x8000>; 45 reg = <0x1>; 47 clocks = <&clockgen QORIQ_CLK_CMUX 0>; 48 i-cache-size = <0xc000>; 51 d-cache-size = <0x8000>; [all …]
|
H A D | fsl-lx2160a.dtsi | 12 /memreserve/ 0x80000000 0x00010000; 26 #size-cells = <0>; 29 cpu0: cpu@0 { 33 reg = <0x0>; 34 clocks = <&clockgen QORIQ_CLK_CMUX 0>; 35 d-cache-size = <0x8000>; 38 i-cache-size = <0xC000>; 50 reg = <0x1>; 51 clocks = <&clockgen QORIQ_CLK_CMUX 0>; 52 d-cache-size = <0x8000>; [all …]
|
/openbmc/u-boot/board/gateworks/gw_ventana/ |
H A D | gw_ventana.c | 111 MXC_CCM_CS2CDR_ENFC_CLK_PODF(0) | in setup_gpmi_nand() 134 gpio_direction_output(gpio, 0); in setup_iomux_enet() 166 return 0; in board_ehci_hcd_init() 171 gpio_direction_output(gpio, 0); in board_ehci_hcd_init() 175 return 0; in board_ehci_hcd_init() 185 return 0; in board_ehci_power() 200 return (bus == 0 && cs == 0) ? (IMX_GPIO_NR(3, 19)) : -1; in board_spi_cs_gpio() 217 if (phydev->phy_id == 0x1410dd1) { in board_phy_config() 219 * Page 3, Register 16: LED[2:0] Function Control Register in board_phy_config() 220 * LED[0] (SPD:Amber) R16_3.3:0 to 0111: on-GbE link in board_phy_config() [all …]
|