Home
last modified time | relevance | path

Searched defs:CSR_DCSR (Results 1 – 2 of 2) sorted by relevance

/openbmc/u-boot/arch/riscv/include/asm/
H A Dencoding.h254 #define CSR_DCSR 0x7b0 macro
/openbmc/qemu/target/riscv/
H A Dcpu_bits.h365 #define CSR_DCSR 0x7b0 macro