| Kconfig (70f3522614e60b6125eff5f9dd7c887543812187) | Kconfig (76551468833cd5c356b1d9ff4bc9393fcf768a59) |
|---|---|
| 1# 2# Copyright (C) 2004, 2007-2010, 2011-2012 Synopsys, Inc. (www.synopsys.com) 3# 4# This program is free software; you can redistribute it and/or modify 5# it under the terms of the GNU General Public License version 2 as 6# published by the Free Software Foundation. 7# 8 --- 372 unchanged lines hidden (view full) --- 381 depends on !ARC_CANT_LLSC 382 383config ARC_HAS_SWAPE 384 bool "Insn: SWAPE (endian-swap)" 385 default y 386 387if ISA_ARCV2 388 | 1# 2# Copyright (C) 2004, 2007-2010, 2011-2012 Synopsys, Inc. (www.synopsys.com) 3# 4# This program is free software; you can redistribute it and/or modify 5# it under the terms of the GNU General Public License version 2 as 6# published by the Free Software Foundation. 7# 8 --- 372 unchanged lines hidden (view full) --- 381 depends on !ARC_CANT_LLSC 382 383config ARC_HAS_SWAPE 384 bool "Insn: SWAPE (endian-swap)" 385 default y 386 387if ISA_ARCV2 388 |
| 389config ARC_USE_UNALIGNED_MEM_ACCESS 390 bool "Enable unaligned access in HW" 391 default y 392 select HAVE_EFFICIENT_UNALIGNED_ACCESS 393 help 394 The ARC HS architecture supports unaligned memory access 395 which is disabled by default. Enable unaligned access in 396 hardware and use software to use it 397 |
|
| 389config ARC_HAS_LL64 390 bool "Insn: 64bit LDD/STD" 391 help 392 Enable gcc to generate 64-bit load/store instructions 393 ISA mandates even/odd registers to allow encoding of two 394 dest operands with 2 possible source operands. 395 default y 396 --- 142 unchanged lines hidden --- | 398config ARC_HAS_LL64 399 bool "Insn: 64bit LDD/STD" 400 help 401 Enable gcc to generate 64-bit load/store instructions 402 ISA mandates even/odd registers to allow encoding of two 403 dest operands with 2 possible source operands. 404 default y 405 --- 142 unchanged lines hidden --- |